Wafer level chip scale package having varying thicknesses

    公开(公告)号:US11721657B2

    公开(公告)日:2023-08-08

    申请号:US16874392

    申请日:2020-05-14

    Inventor: Jing-En Luan

    CPC classification number: H01L24/14 H01L23/49816

    Abstract: A wafer level chip scale package (WLCSP) with portions that have different thicknesses. A first passive surface of a die in the WLSCP includes a plurality of surfaces. The plurality of surfaces may include inclined surfaces or flat surfaces. Thicker portions of die, with more semiconductor material remaining are non-critical portions that increase a WLCSP's strength for further processing and handling after formation, and the thinner portions are critical portions that reduce a Coefficient of Thermal Expansion (CTE) mismatch between a WLCSP and a PCB.

    MOLDED PROXIMITY SENSOR
    86.
    发明申请

    公开(公告)号:US20230071048A1

    公开(公告)日:2023-03-09

    申请号:US18055138

    申请日:2022-11-14

    Abstract: A proximity sensor includes a printed circuit board substrate, a semiconductor die, electrical connectors, a lens, a light emitting assembly, and an encapsulating layer. The semiconductor die is positioned over the printed circuit board substrate with its upper surface facing away from the printed circuit board substrate. Each of the electrical connectors is in electrical communication with a contact pad of the semiconductor die and a respective contact pad of the printed circuit board substrate. The lens is positioned over a sensor area of the semiconductor die. The light emitting assembly includes a light emitting device having a light emitting area, a lens positioned over the light emitting area, and contact pads facing the printed circuit board substrate. The encapsulating layer is positioned on the printed circuit board substrate, at least one of the electrical connectors, the semiconductor die, the lens, and the light emitting assembly.

    Crack detection integrity check
    87.
    发明授权

    公开(公告)号:US11585847B2

    公开(公告)日:2023-02-21

    申请号:US17826705

    申请日:2022-05-27

    Abstract: A method of testing an integrated circuit die (IC) for cracks includes performing an assembly process on a wafer including multiple ICs including: lowering a tip of a first manipulator arm to contact and pick up a given IC, flipping the given IC such that a surface of the IC facing the wafer faces a different direction, and transferring the IC to a tip of a second manipulator arm, applying pressure from the second manipulator arm to the given IC such that pogo pins extending from the tip of the first manipulator arm make electrical contact with conductive areas of the IC for connection to a crack detector on the IC, and performing a conductivity test on the crack detector using the pogo pins. If the conductivity test indicates a lack of presence of a crack, then the second manipulator arm is used to continue processing of the given IC.

    Battery swap system for mobile stations

    公开(公告)号:US11245273B2

    公开(公告)日:2022-02-08

    申请号:US16282097

    申请日:2019-02-21

    Abstract: A battery charging system includes a first electrical connector disposed facing a first shelf, a second electrical connector disposed facing a second shelf, a first charge device coupled to the first electrical connector, and a second charge device coupled to the second electrical connector. A mobile device includes a first electrical connector, a first shelf portion and a second shelf portion, which are facing the first electrical connector, and a third shelf portion and a fourth shelf portion, which are facing the second electrical connector. Each of the electrical connectors of the battery charging system and the mobile device includes a first conductor, a second conductor, and a third conductor, with the first conductor electrically coupled to the third conductor, and the second conductor electrically isolated from and disposed between the first and third conductors, which enable the battery charging system and mobile device to easily swap batteries.

    WLCSP WITH TRANSPARENT SUBSTRATE AND METHOD OF MANUFACTURING THE SAME

    公开(公告)号:US20210305438A1

    公开(公告)日:2021-09-30

    申请号:US17187510

    申请日:2021-02-26

    Abstract: The present disclosure is directed to a package, such as a wafer level chip scale package (WLCSP), with a die coupled to a central portion of a transparent substrate. The transparent substrate includes a central portion having and a peripheral portion surrounding the central portion. The package includes a conductive layer coupled to a contact of the die within the package that extends from the transparent substrate to an active surface of the package. The active surface is utilized to mount the package within an electronic device or to a printed circuit board (PCB) accordingly. The package includes a first insulating layer separating the die from the conductive layer, and a second insulating layer on the conductive layer.

Patent Agency Ranking