Abstract:
A method of purifying an exhaust gas, includes: disposing a NOx trapping catalyst in an exhaust pipe of an internal combustion engine, the NOx trapping catalyst including: a metal substrate including cells, a corner portion of each of cells having an acute angle; and a catalyst layer supported in the metal substrate and including a noble metal, a heat-resistant inorganic oxide and a NOx trapping material, the catalyst layer having pores formed by addition of a pore formation promoting material, and the NOx trapping catalyst: adsorbing NOx in the exhaust gas when an exhaust air-fuel ratio is in a lean state; and desorbing and reducing the adsorbed NOx when the exhaust air-fuel ratio is in a stoichiometric state or a rich state; and removing the NOx by the exhaust air-fuel ratio being shifted between the lean state and the rich state.
Abstract:
In an image reading apparatus for reading an original image using a light source containing a plurality of color components, a control pulse for dimming the light source is generated by pulse-width modulation symmetrically with respect to a reference timing (for example, the central position in one storage time or the storage start timing) in one predetermined storage time of a line sensor.
Abstract:
An electronic equipment system includes an electronic device, a loading device for loading into and unloading from the electronic device, a light emitting section in the electronic device corresponding to the loading device, and an optical fiber corresponding to the loading device. The optical fiber transmits light from the light emitting section from a first end to a second end of the optical fiber.
Abstract:
According to one embodiment, a first program code including a plurality of variables is converted to a second program code to be executed by a multi-core processor including a plurality of cores. Specifically, an access pattern of each variable in the first program code is decided. All variables in the first program code are classified into a plurality of groups each of which variables belong to the same access pattern. A member structure of each group having variables belonging to the same access pattern is created. Each member structure includes variables of one group. A route-pointer indicating an address (in a memory) of variables of the member structure is created. The variables in the first program code are converted to the member structure and the route-pointer (in the second program code) that indicate the variables. The second program code is outputted to the multi-core processor.
Abstract:
According to one embodiment, as to a first program code including a plurality of variables, an access pattern of each variable by a processor is decided. The first program code is converted to a second program code including a plurality of threads. Each thread is executed by one of a plurality of cores of the processor. The second program code includes, (a) a first member structure including variables decided as a first access pattern, (b) a first route-pointer indicating the first member structure, the first route-pointer having a first access property representing accessibility by a core to execute a first thread, (c) a second member structure including variables decided as a second access pattern, (d) a second route-pointer indicating the second member structure, the second route-pointer having a second access property representing accessibility by the core to execute the first thread and a core to execute a second thread.
Abstract:
An exhaust gas purification catalyst includes a catalytic layer constituted by a heap of particles each obtained by applying a thin film of an oxygen storage material containing ceria to the surface of a base made of a material having a high-specific surface area, and allowing a precious metal to be supported on the surface of the thin film of the oxygen storage material.
Abstract:
A semiconductor integrated circuit system includes first and second semiconductor devices formed on a substrate and required to have properties the same as each other in operation. The first and second semiconductor devices respectively includes first and second channel regions arranged in a surface of the substrate, and first and second gate electrodes disposed on the first and second channel regions via gate insulating films. A relaxing structure is arranged to reduce fluctuations in the properties of the first and second semiconductor devices, the fluctuations being caused by the electrical effects of plasma when a plasma process is performed. The relaxing structure includes first and second short-circuiting elements respectively connected to the first and second wiring layers and equivalent to each other. The first and second short-circuiting elements are configured to short-circuit the first and second gate electrodes with the first and second channel regions, respectively.
Abstract:
An offset cancellation circuit of this invention includes operational amplifiers 11, 12 having fully differential outputs and common mode output, and comprises an adder 15 supplied with one Vo.sup.+ 1 of the fully-differential outputs of the operational amplifier 11 and one Vo.sup.+ 2 of the fully-differential outputs of the operational amplifier 12 to add them to output added result, an adder 16 supplied with the other Vo.sup.- 1 of the fully-differential outputs of the operational amplifier 11 and the other Vo.sup.- 2 of the fully-differential outputs of the operational amplifier 12 to add them to output added result, an adder 13 supplied with common mode output Vcm1 of the operational amplifier 11 and common mode output Vcm2 of the operational amplifier 12 to add them to output added result, and a multiplier 14 for multiplying an output of the adder 13 by 1/2 to output it. Thus, it is possible to eliminate influence of error resulting from offset quantities existing in respective common mode output potentials in plural operational amplifiers having fully-differential outputs.
Abstract:
A power source device including, a primary reference voltage generating device having a positive power source terminal connected to receive one of ground potential and a DC positive voltage and a negative power source terminal connected to receive a primary DC negative voltage for generating a primary reference voltage, a reference voltage generating device having a positive power source terminal connected to receive the DC positive voltage and a negative power source terminal connected to receive the primary reference voltage for generating a reference voltage, a positive voltage generating device for obtaining a difference between the reference voltage and the primary reference voltage and amplifying the difference to generate the DC positive voltage, a negative voltage generating device for inverting amplifying the DC positive voltage to generate a negative DC voltage, and an integrated circuit having a positive power source terminal connected to receive the DC positive voltage and a negative power source terminal connected to receive the DC negative voltage. The integrated circuit and the reference voltage generating device are integrated and formed on a n-type substrate, and the negative power source terminal of the integrated circuit is isolated from the negative power source terminal of the reference voltage generating device.
Abstract:
An image forming apparatus includes an image bearing member, image forming station for forming a latent image on the image bearing member, a conveying passage extending toward the image bearing member to guide a developing device, a first moving mechanism for engaging with the developing device in the conveying passage and moving it in a substantially horizontal plane, wherein the image bearing member, the latent image forming station, the conveying passage and the first moving mechanism are provided in a main body of the image forming apparatus, a device for accommodating a plurality of developing devices. The accommodating device is mounted to the main body, the accommodating device includes, a second moving mechanism for moving the developing device opposed to the conveying passage into the conveying passage in a substantially horizontal plane and an accommodating case having partition stages arranged substantially vertically for accommodating plural developing devices and movable together with the developing devices accommodated therein, and a driver for transmitting a driving force selectively to the first driving mechanism, the second driving mechanism and the accommodating case.