公开(公告)号：US06765414B2

公开(公告)日：2004-07-20

申请号：US10246377

申请日：2002-09-17

申请人： Ali Keshavarzi ,  Bhaskar P. Chatterjee ,  Ram Krishnamurthy ,  Manoj Sachdev

发明人： Ali Keshavarzi ,  Bhaskar P. Chatterjee ,  Ram Krishnamurthy ,  Manoj Sachdev

IPC分类号： H03K19096

CPC分类号： G01R31/2856 ,  G01R31/3016 ,  G01R31/31707 ,  G01R31/318502

摘要： A technique is described to allow testing of high-speed digital circuits using lower speed testing equipment, to circuits to be placed into a sleep mode, and to allow burn-in testing of digital circuits with minimal overhead in terms of silicon area or performance.

摘要翻译： 一种技术被描述为允许使用较低速度测试设备的高速数字电路，放置在睡眠模式中的电路进行测试，并允许在硅面积或性能方面具有最小开销的数字电路的老化测试。

公开(公告)号：US07016239B2

公开(公告)日：2006-03-21

申请号：US10676985

申请日：2003-09-30

申请人： Bhaskar P. Chatterjee ,  Steven K. Hsu ,  Sriram R. Vangal ,  Ram Krishnamurthy

发明人： Bhaskar P. Chatterjee ,  Steven K. Hsu ,  Sriram R. Vangal ,  Ram Krishnamurthy

IPC分类号： G11C7/00

CPC分类号： G11C7/12 ,  G11C8/10

摘要： A register file contains a local bit trace and a driving signal trace as well as a plurality of data cells coupled to the local bit trace. A device is coupled to the driving signal trace and the local bit trace to intelligently charge and float the local bit trace. The intelligent charging and floating is facilitated by determination of a selection of one of the data cells.

摘要翻译： 寄存器文件包含本地位跟踪和驱动信号跟踪以及耦合到本地位跟踪的多个数据单元。 一个器件耦合到驱动信号跟踪和本地位跟踪，以智能地对本地位跟踪进行充电和浮动。 通过确定数据单元之一的选择来促进智能充电和浮动。

公开(公告)号：US07362621B2

公开(公告)日：2008-04-22

申请号：US10676276

申请日：2003-09-30

申请人： Bhaskar P. Chatterjee ,  Steven K. Hsu ,  Ram Krishnamurthy

发明人： Bhaskar P. Chatterjee ,  Steven K. Hsu ,  Ram Krishnamurthy

IPC分类号： G11C7/10

CPC分类号： G11C7/18 ,  G11C7/12 ,  G11C2207/104

摘要： A register file includes a multi-level multiplexer output circuit coupled to a global bit trace and keeper circuitry coupled to said global bit trace and a driving signal trace. The register file also has decoder circuitry coupled to said keeper circuitry to selectively decouple the driving signal trace from said global bit trace.

摘要翻译： 寄存器文件包括多电平多路复用器输出电路，其耦合到耦合到所述全局位线跟踪和驱动信号迹线的全局位跟踪和保持器电路。 寄存器文件还具有耦合到所述保持器电路的解码器电路，以选择性地将驱动信号迹线与所述全局位线分离。

公开(公告)号：US10825509B2

公开(公告)日：2020-11-03

申请号：US16146932

申请日：2018-09-28

申请人： Huseyin Ekin Sumbul ,  Gregory K. Chen ,  Raghavan Kumar ,  Phil Knag ,  Abhishek Sharma ,  Sasikanth Manipatruni ,  Amrita Mathuriya ,  Ram Krishnamurthy ,  Ian A. Young

发明人： Huseyin Ekin Sumbul ,  Gregory K. Chen ,  Raghavan Kumar ,  Phil Knag ,  Abhishek Sharma ,  Sasikanth Manipatruni ,  Amrita Mathuriya ,  Ram Krishnamurthy ,  Ian A. Young

IPC分类号： G11C11/00 ,  G11C11/419 ,  G11C27/02 ,  G11C7/10 ,  G11C7/12 ,  G11C11/412 ,  G11C11/418

摘要： A full-rail digital-read CIM circuit enables a weighted read operation on a single row of a memory array. A weighted read operation captures a value of a weight stored in the single memory array row without having to rely on weighted row-access. Rather, using full-rail access and a weighted sampling capacitance network, the CIM circuit enables the weighted read operation even under process variation, noise and mismatch.

公开(公告)号：US20190057050A1

公开(公告)日：2019-02-21

申请号：US16160952

申请日：2018-10-15

申请人： Amrita Mathuriya ,  Sasikanth Manipatruni ,  Victor W. Lee ,  Abhishek Sharma ,  Huseyin E. Sumbul ,  Gregory Chen ,  Raghavan Kumar ,  Phil Knag ,  Ram Krishnamurthy ,  Ian Young

发明人： Amrita Mathuriya ,  Sasikanth Manipatruni ,  Victor W. Lee ,  Abhishek Sharma ,  Huseyin E. Sumbul ,  Gregory Chen ,  Raghavan Kumar ,  Phil Knag ,  Ram Krishnamurthy ,  Ian Young

IPC分类号： G06F13/16 ,  G06F13/28

摘要： Techniques and mechanisms for performing in-memory computations with circuitry having a pipeline architecture. In an embodiment, various stages of a pipeline each include a respective input interface and a respective output interface, distinct from said input interface, to couple to different respective circuitry. These stages each further include a respective array of memory cells and circuitry to perform operations based on data stored by said array. A result of one such in-memory computation may be communicated from one pipeline stage to a respective next pipeline stage for use in further in-memory computations. Control circuitry, interconnect circuitry, configuration circuitry or other logic of the pipeline precludes operation of the pipeline as a monolithic, general-purpose memory device. In other embodiments, stages of the pipeline each provide a different respective layer of a neural network.

公开(公告)号：US20070299902A1

公开(公告)日：2007-12-27

申请号：US11475704

申请日：2006-06-26

申请人： Mahesh K. Kumashikar ,  Sanu Mathew ,  Ram Krishnamurthy ,  Daniel Jackson

发明人： Mahesh K. Kumashikar ,  Sanu Mathew ,  Ram Krishnamurthy ,  Daniel Jackson

IPC分类号： G06F7/52

CPC分类号： G06F7/508

摘要： Embodiments disclosed herein provide sparse adder circuits comprising Ling type propagate and generate circuits and sparse carry circuits to efficiently add first and second operands to one another.

摘要翻译： 本文公开的实施例提供稀疏加法器电路，其包括Ling型传播并产生电路和稀疏传送电路以有效地将第一和第二操作数彼此添加。

公开(公告)号：US20070233772A1

公开(公告)日：2007-10-04

申请号：US11393392

申请日：2006-03-30

申请人： Sanu Mathew ,  Ram Krishnamurthy ,  Zheng Guo

发明人： Sanu Mathew ,  Ram Krishnamurthy ,  Zheng Guo

IPC分类号： G06F7/52

CPC分类号： G06F7/728 ,  G06F7/722

摘要： A system to process multiplier X and multiplicand Y may include multiplication of a least-significant bit of X and a least-significant w bits of Y to generate a least-significant w bits of product Z. The system may further include determination of whether a least-significant bit of product Z is 1, addition of a least-significant w bits of modulus M to the least-significant w bits of product Z if the least-significant bit of product Z is 1, multiplication of the least-significant bit of X and bits 2w-1:w of Y to generate bits 2w-1:w of product Z, and addition of bits 2w-1:w of modulus M to bits 2w-1:w of product Z if the least-significant bit of product Z is 1. Multiplying the least-significant bit of X and bits 2w-1:w of Y may occur at least partially contemporaneously with multiplying the least-significant bit of X and the least-significant w bits of Y, determining if the least-significant bit of product Z is 1, and adding the least-significant w bits of modulus M to the least-significant w bits of product Z if the least-significant bit of product Z is 1.

摘要翻译： 处理乘法器X和被乘数Y的系统可以包括X的最低有效位和Y的最低有效位W的乘法以产生乘积Z的最低有效w位。系统还可以包括确定是否 如果产品Z的最低有效位为1，乘积Z的最低有效位为1，则将乘积Z的最低有效位加上最低有效W位的模M， 并且产生Z的位2 w-1：w，并将模数M的位2 w-1：w相加到乘积Z的位2 w-1：w，如果 乘积Z的最低有效位为1.乘以X的最低有效位和Y的位2 w-1：w可以至少部分同时与X的最低有效位乘以最小有效位W 确定产品Z的最低有效位是否为1，并将模数M的最低有效W位加到第 如果产品Z的最低有效位为1，则产品Z的最低有效w位。

公开(公告)号：US07250783B2

公开(公告)日：2007-07-31

申请号：US11022800

申请日：2004-12-28

申请人： Steven K. Hsu ,  Ram Krishnamurthy ,  Chris Hyung-il Kim

发明人： Steven K. Hsu ,  Ram Krishnamurthy ,  Chris Hyung-il Kim

IPC分类号： G01R31/02

CPC分类号： G11C29/50 ,  G01R31/3012 ,  G11C2029/5004 ,  G11C2029/5006

摘要： A current mirror multi-channel leakage monitor circuit and method measures die leakage and generates digital keeper control bits to control a process compensated dynamic circuit. The leakage monitor enables high resolution on-chip leakage measurements in multiple locations on a die, thereby saving test time and enabling both die to die and within die process compensation.

摘要翻译： 电流镜多通道泄漏监控电路和方法测量管芯泄漏，并产生数字保持器控制位以控制过程补偿动态电路。 泄漏监测器可在芯片上的多个位置进行高分辨率片上泄漏测量，从而节省测试时间，并使裸片和裸片工艺补偿均可实现。

公开(公告)号：US07154300B2

公开(公告)日：2006-12-26

申请号：US10744084

申请日：2003-12-24

申请人： Mark A. Anders ,  Himanshu Kaul ,  Ram Krishnamurthy

发明人： Mark A. Anders ,  Himanshu Kaul ,  Ram Krishnamurthy

IPC分类号： H03K19/0175 ,  G06F13/00 ,  G11C7/00

CPC分类号： H04L25/0278 ,  H04L25/028

摘要： A dynamic bus architecture is provided. This may include an encoding circuit coupled to a bus line and a decoder circuit coupled to the bus line. The encoder circuit may receive an input signal and generate an encoded signal on the bus line. The decoder circuit may receive the encoded signal from the bus line and generate the original unencoded signal. The encoder circuit may include a first flip-flop circuit to store a previous input signal from the bus line based on a clocking signal from the bus line. Additionally, the decoder circuit may include a second flip-flop circuit having a clock input to receive the encoded signal from the bus line as a clocking input.

摘要翻译： 提供动态总线架构。 这可以包括耦合到总线线路的编码电路和耦合到总线线路的解码器电路。 编码器电路可以接收输入信号并在总线上生成编码信号。 解码器电路可以从总线接收编码信号并产生原始未编码信号。 编码器电路可以包括第一触发器电路，其基于来自总线的时钟信号来存储来自总线的先前输入信号。 此外，解码器电路可以包括具有时钟输入的第二触发器电路，以从总线接收编码信号作为时钟输入。

公开(公告)号：US07131055B2

公开(公告)日：2006-10-31

申请号：US10372121

申请日：2003-02-25

申请人： Sanu K. Mathew ,  Ram Krishnamurthy ,  Hoang Q. Dao

发明人： Sanu K. Mathew ,  Ram Krishnamurthy ,  Hoang Q. Dao

IPC分类号： H03M13/03

CPC分类号： H03M13/6502 ,  H03M13/4107

摘要： A Viterbi decoder includes an ACS unit that performs state metric updates for every symbol cycle. State metric updates involve adding the state metrics corresponding to a likely input symbol to the respective branch matrix, comparing the results of the additions to determine which is smaller, and selecting the smaller result for the next state metric. The ACS unit includes two parallel adders followed by a parallel comparator that generates a multiplexer-select signal. The outputs of the parallel adders are input into a multiplexer and the multiplexer-select signal is input into the multiplexer for a decision.

摘要翻译： 维特比解码器包括对每个符号周期执行状态度量更新的ACS单元。 状态度量更新涉及将对应于可能的输入符号的状态量度相加到相应的分支矩阵，比较添加的结果以确定哪个更小，并为下一状态度量选择较小的结果。 ACS单元包括两个并行加法器，其后是并行比较器，其产生多路选择器选择信号。 并行加法器的输出被输入到多路复用器中，并且多路复用器选择信号被输入到多路复用器中用于决定。