公开(公告)号：US11995013B2

公开(公告)日：2024-05-28

申请号：US17822473

申请日：2022-08-26

Applicant: Arm Limited

Inventor： Seow Chuan Lim ,  Zhuoran Wang ,  Gergely Tóth ,  Péter Czakó ,  Barnabás Sipos ,  Dezso Imre Novak

IPC: G06F13/00 ,  G06F12/02 ,  G06F13/16 ,  G06F13/28

CPC classification number: G06F13/28 ,  G06F12/0238 ,  G06F13/1668

Abstract: A direct memory access (DMA) controller comprises template storage circuitry to store at least one DMA template indicative of a DMA data access pattern. Each DMA template comprises enable indications settable to an enable state or a disable state. In response to a DMA command associated with a source address, a destination address, a source DMA template, and a destination DMA template, DMA control circuitry generates a set of DMA memory access requests to copy data from source memory system locations to destination memory system locations. The source/destination memory system locations are selected to have addresses which are offset relative to the source/destination address by offset amounts corresponding to positions of enable indications set to the enable state within the source/destination DMA template. The source/destination DMA templates allow irregular patterns of DMA accesses to be controlled in fewer DMA commands.

公开(公告)号：US10948963B2

公开(公告)日：2021-03-16

申请号：US16035884

申请日：2018-07-16

Applicant: ARM Limited

Inventor： Richard Andrew Paterson ,  Seow Chuan Lim ,  Alessandro Renzi

IPC: G06F1/28 ,  G06F1/3287 ,  G06F1/3209 ,  G06F11/30 ,  G06F1/3296

Abstract: An integrated circuit comprises first and second power domains, and a message handling unit to control passing of messages sent from a sender device in the first power domain to a receiver device in the second power domain. The message handling unit writes messages sent from the sender device to a message storage area, provided in the second power domain. The message handling unit is responsive to a message send request from the sender device requesting sending of at least one message to the receiver device when at least one device in the second power domain is in a quiescent state, to transmit a wakeup request to a second domain power controller to request that said at least one device in the second power domain transitions from the quiescent state to an awake state.

公开(公告)号：US10467181B2

公开(公告)日：2019-11-05

申请号：US15603769

申请日：2017-05-24

Applicant: ARM Limited

Inventor： Peter Czakó ,  Seow Chuan Lim ,  Dominic William Brown ,  Christopher Vincent Severino ,  Patrick Michael Overs

IPC: G06F13/16 ,  G06F13/28 ,  G06F13/42 ,  G06F13/364

Abstract: An interface comprises routing circuitry configured to receive data items from a data source device and to route the received data items to a data sink device by either a first data path including a data buffer or a second data path, in response to an indication of a current state of a data sink device; the routing circuitry being configured to route the received data item by the first data path and to initiate a transition of the data sink device to a ready state in response to an indication that the data sink device is in a quiescent mode and currently not ready to receive the data item, the routing circuitry being configured to hold the data item at the buffer and to inhibit the data source device from sending further data items until the routing circuitry receives a subsequent indication that the data sink device is ready to receive the data item; and the routing circuitry being configured to route the received data item by the second data path in response to an indication that the data sink device is currently ready to receive the data item.

公开(公告)号：US12001705B2

公开(公告)日：2024-06-04

申请号：US17330722

申请日：2021-05-26

Applicant: Arm Limited

Inventor： Seow Chuan Lim ,  Steven Douglas Krueger

IPC: G06F3/06

CPC classification number: G06F3/0644 ,  G06F3/0604 ,  G06F3/0631 ,  G06F3/0659 ,  G06F3/0673

Abstract: An apparatus includes processing circuitry for performing data processing in response to instructions of a software execution environment. Configuration storage circuitry stores a set of memory transaction parameters in association with a partition identifier and configuration application circuitry applies the set of memory transaction parameters in respect of memory transactions issued by the software execution environment that identifies the partition identifier. The memory transaction parameters comprise a minimum target allocation of a resource used by a memory system in handling the memory transaction that identifies the partition identifier. Also provided is an apparatus that comprises processing circuitry for performing data processing in response to instructions of a software execution environment. Configuration storage circuitry stores a set of memory transaction parameters and associated partition identifiers. The memory transaction parameters comprise resource allocations for handling transactions that identify the associated partition identifier. Configuration application circuitry performs the resource allocations. The memory transaction parameters comprise an enable setting and the configuration application circuitry inhibits the resource allocations based on the enable setting.

公开(公告)号：US11592892B2

公开(公告)日：2023-02-28

申请号：US15593729

申请日：2017-05-12

Applicant: ARM Limited

Inventor： Seow Chuan Lim ,  Dominic William Brown ,  Christopher Vincent Severino ,  Gergely Kiss ,  Csaba Kelemen

IPC: G06F1/3287 ,  H03K19/00 ,  G06F1/3246 ,  G06F9/4401 ,  G11C5/14

Abstract: A data processing apparatus includes a plurality of power domains controlled by respective power control signals PCS. Power control circuitry includes mapping circuitry which maps a plurality of power status signals PSS indicative of the power status of respective power domains, and received from those power domains, to form the power control signals which are then supplied power domains. The mapping circuitry may be controlled by mapping parameters stored within a memory mapped array. The mapping parameters may specify that a given power control signal is either sensitive or insensitive to the power status of a particular other power domain within the data processing apparatus-2. The mapping parameters may be fixed or software programmable.

公开(公告)号：US11494092B2

公开(公告)日：2022-11-08

申请号：US16170371

申请日：2018-10-25

Applicant: Arm Limited

Inventor： Christopher Vincent Severino ,  Seow Chuan Lim ,  Aris Doros Aristodemou ,  Matthew Lucien Evans

IPC: G06F3/06 ,  G06F12/14

Abstract: There is provided an apparatus for receiving a request from a master to access an input address. Coarse grain access circuitry stores and provides a reference to an area of an output address space in dependence on the input address. One or more fine grain access circuits, each store and provide a reference to a sub-area in the area of the output address space in dependence on the input address. The apparatus forwards the request from the coarse grain access circuitry to one of the one fine grain access circuits in dependence on the input address.

公开(公告)号：US11662931B2

公开(公告)日：2023-05-30

申请号：US17330724

申请日：2021-05-26

Applicant: Arm Limited

Inventor： Seow Chuan Lim ,  Steven Douglas Krueger

IPC: G06F3/06

CPC classification number: G06F3/0644 ,  G06F3/0604 ,  G06F3/0619 ,  G06F3/0631 ,  G06F3/0679

Abstract: An apparatus includes processing circuitry configured that performs data processing in response to instructions of one of a plurality of software execution environments. First stage partition identifier remapping circuitry remaps a partition identifier specified for a memory transaction by a first software execution environment to a internal partition identifier to be specified with the memory transaction issued to at least one memory system component. In response to a memory transaction to be handled, the at least one memory system component controls allocation of resources for handling the memory transaction or manage contention for the resources in dependence on a selected set of memory system component parameters selected in dependence on the internal partition identifier specified by the memory transaction. Second stage partition identifier remapping circuitry dynamically overrides the internal partition identifier to be specified with the memory transaction based on a sideband input signal and the first stage partition identifier remapping circuitry indicates, for the partition identifier, whether the second stage partition identifier remapping circuitry is to be used.

公开(公告)号：US10775862B2

公开(公告)日：2020-09-15

申请号：US16638839

申请日：2018-07-10

Applicant: ARM LIMITED

Inventor： Richard Andrew Paterson ,  Christopher Vincent Severino ,  Dominic William Brown ,  Seow Chuan Lim ,  Csaba Kelemen ,  Gergely Kiss

IPC: H03L7/00 ,  G06F1/24 ,  H03K19/00 ,  G06F1/3287

Abstract: An integrated circuit (2) has first and second domains (4). The first domain has a power controller (22) to control the power state of at least one device (20) in the second domain based on power management signals exchanged on a power management channel (24) between the first and second domains A reset isolation bridge (40) is provided on the power management channel (24) between the first and second domains (4). The bridge (40) has first and second interfaces (42, 44) to exchange the power management signals with the first and second domains respectively. Isolating circuitry (46) is provided in the bridge (40) to respond to a reset indication (8) indicating reset of one of the first and second domains, to isolate state transitions of the power management signals at the first and second interfaces (42, 44) from each other.