-
公开(公告)号：US09690726B2
公开(公告)日：2017-06-27
申请号：US14538305
申请日：2014-11-11
Applicant: Atmel Corporation
Inventor： Laurentiu Birsan , Stein Danielsen
CPC classification number: G06F13/287 , H03M1/12 , H03M1/18
Abstract: Systems, methods, circuits and computer-readable mediums for peripheral sequencing using an access sequence are disclosed. In some implementations, a control register and status register in a peripheral are initialized with control data for selecting peripheral registers of the peripheral to be refreshed during an access sequence. For each peripheral register to be refreshed during the access sequence: a data register of the peripheral register is accessed; the peripheral register is refreshed; and the status register is updated with a current status of the access sequence. The access sequence is determined to be completed based on contents of the status register.
-
公开(公告)号：US09083339B2
公开(公告)日：2015-07-14
申请号：US13858757
申请日：2013-04-08
Applicant: Atmel Corporation
Inventor： Laurentiu Birsan , Stein Danielsen
IPC: H03K19/177 , G06F13/00 , G06F13/40
CPC classification number: G06F13/4221 , G06F13/00 , G06F13/40 , H03K19/177 , H03K19/17704 , H03K19/17728 , H03K19/17736
Abstract: Programmable logic units are described. A described unit includes one or more input interfaces to receive one or more input signals; logic elements that are individually programmable; one or more output interfaces to provide one or more output signals; and a programmable interconnect array that is configured to selectively form one or more interconnections within the unit based on one or more programming settings. The programmable interconnect array can be programmable to route the one or more input signals from the one or more input interfaces to at least a portion of the logic elements, programmable to route one or more intermediate signals among at least a portion of the logic elements, and programmable to route one or more signals from at least a portion of the logic elements to produce the one or more output signals via the output interface.
Abstract translation: 描述可编程逻辑单元。 所描述的单元包括用于接收一个或多个输入信号的一个或多个输入接口; 可单独编程的逻辑元件; 一个或多个输出接口以提供一个或多个输出信号; 以及可编程互连阵列，其被配置为基于一个或多个编程设置选择性地在所述单元内形成一个或多个互连。 可编程互连阵列可以被编程为将一个或多个输入信号从一个或多个输入接口路由到逻辑元件的至少一部分，可编程以在至少一部分逻辑元件之间布线一个或多个中间信号， 并且可编程以将来自至少一部分逻辑元件的一个或多个信号路由以经由输出接口产生一个或多个输出信号。
-
公开(公告)号：US09442873B2
公开(公告)日：2016-09-13
申请号：US14510529
申请日：2014-10-09
Applicant: Atmel Corporation
Inventor： Laurentiu Birsan , Frode Milch Pedersen , Nicolas Graffet , Stein Danielsen , Sebastien Jouin
CPC classification number: G06F13/28
Abstract: Systems and methods for direct memory access are described. One example system includes a memory module that includes a first memory portion that maintains transfer descriptors of direct memory access (DMA) channels, and a second memory portion that maintains transfer descriptors of enabled DMA channels. The system includes a controller coupled to the memory module, the controller includes one or more DMA channels coupled to a system bus, a channel arbiter that selects one of the enabled DMA channels as an active DMA channel for data transfer including re-arbitrating after each burst or beat in a given transfer, and an active channel buffer that receives a transfer descriptor of the active DMA channel from the second memory portion. The controller is configured to write back the transfer descriptor of the active DMA channel into the second memory portion when the active DMA channel loses arbitration.
Abstract translation: 描述用于直接存储器访问的系统和方法。 一个示例系统包括存储器模块，该存储器模块包括保持直接存储器访问（DMA）通道的传送描述符的第一存储器部分和维持已使能的DMA通道的传送描述符的第二存储器部分。 该系统包括耦合到存储器模块的控制器，控制器包括耦合到系统总线的一个或多个DMA通道，通道仲裁器，其选择使能的DMA通道中的一个作为用于数据传输的活动DMA通道，包括在每一个之后重新仲裁 在给定传送中突发或跳动，以及从第二存储器部分接收活动DMA通道的传输描述符的活动通道缓冲器。 控制器被配置为当活动DMA通道失去仲裁时将有效DMA通道的传输描述符写回第二存储器部分。
-
公开(公告)号：US08880756B1
公开(公告)日：2014-11-04
申请号：US13932925
申请日：2013-07-01
Applicant: Atmel Corporation
Inventor： Laurentiu Birsan , Frode Milch Pedersen , Nicolas Graffet , Stein Danielsen , Sebastien Jouin
CPC classification number: G06F13/28
Abstract: Systems and methods for direct memory access are described. One example system includes a memory module that includes a first memory portion that maintains transfer descriptors of direct memory access (DMA) channels, and a second memory portion that maintains transfer descriptors of enabled DMA channels. The system includes a controller coupled to the memory module, the controller includes one or more DMA channels coupled to a system bus, a channel arbiter that selects one of the enabled DMA channels as an active DMA channel for data transfer including re-arbitrating after each burst or beat in a given transfer, and an active channel buffer that receives a transfer descriptor of the active DMA channel from the second memory portion. The controller is configured to write back the transfer descriptor of the active DMA channel into the second memory portion when the active DMA channel loses arbitration.
Abstract translation: 描述用于直接存储器访问的系统和方法。 一个示例系统包括存储器模块，该存储器模块包括保持直接存储器访问（DMA）通道的传送描述符的第一存储器部分和维持已使能的DMA通道的传送描述符的第二存储器部分。 该系统包括耦合到存储器模块的控制器，控制器包括耦合到系统总线的一个或多个DMA通道，通道仲裁器，其选择使能的DMA通道中的一个作为用于数据传输的活动DMA通道，包括在每一个之后重新仲裁 在给定传送中突发或跳动，以及从第二存储器部分接收活动DMA通道的传输描述符的活动通道缓冲器。 控制器被配置为当活动DMA通道失去仲裁时将有效DMA通道的传输描述符写回第二存储器部分。
-
公开(公告)号：US10049071B2
公开(公告)日：2018-08-14
申请号：US14795806
申请日：2015-07-09
Applicant: Atmel Corporation
Inventor： Laurentiu Birsan , Stein Danielsen
IPC: H03K19/17 , G06F13/42 , H03K19/177 , G06F13/00 , G06F13/40
Abstract: Programmable logic units are described. A described unit includes one or more input interfaces to receive one or more input signals; logic elements that are individually programmable; one or more output interfaces to provide one or more output signals; and a programmable interconnect array that is configured to selectively form one or more interconnections within the unit based on one or more programming settings. The programmable interconnect array can be programmable to route the one or more input signals from the one or more input interfaces to at least a portion of the logic elements, programmable to route one or more intermediate signals among at least a portion of the logic elements, and programmable to route one or more signals from at least a portion of the logic elements to produce the one or more output signals via the output interface.
-
Patent Agency Ranking
公开(公告)号：US09354611B2
公开(公告)日：2016-05-31
申请号：US14526773
申请日：2014-10-29
Applicant: Atmel Corporation
Inventor： Frode Milch Pedersen , Laurentiu Birsan , Frederic Igier
CPC classification number: H03M1/1215
Abstract: In some implementations, a method comprises: generating, by an event system of an integrated circuit, a first event signal in response to a clock signal; distributing the first event signal to a first digital converter, where the first event signal triggers conversion of a first analog signal to a first digital value by the first digital converter; generating, by the event system, a second event signal in response to the clock signal; and distributing the second event signal to a second digital converter, where the second event signal triggers conversion of a second analog signal to a second digital value.
Abstract translation: 在一些实现中，一种方法包括：响应于时钟信号，由集成电路的事件系统产生第一事件信号; 将第一事件信号分配给第一数字转换器，其中第一事件信号通过第一数字转换器触发第一模拟信号转换为第一数字值; 由所述事件系统响应于所述时钟信号产生第二事件信号; 以及将所述第二事件信号分配给第二数字转换器，其中所述第二事件信号触发第二模拟信号的转换为第二数字值。
-
公开(公告)号：US20160124393A1
公开(公告)日：2016-05-05
申请号：US14526773
申请日：2014-10-29
Applicant: Atmel Corporation
Inventor： Frode Milch Pedersen , Laurentiu Birsan , Frederic Igier
CPC classification number: H03M1/1215
Abstract: In some implementations, a method comprises: generating, by an event system of an integrated circuit, a first event signal in response to a clock signal; distributing the first event signal to a first digital converter, where the first event signal triggers conversion of a first analog signal to a first digital value by the first digital converter; generating, by the event system, a second event signal in response to the clock signal; and distributing the second event signal to a second digital converter, where the second event signal triggers conversion of a second analog signal to a second digital value.
Abstract translation: 在一些实现中，一种方法包括：响应于时钟信号，由集成电路的事件系统产生第一事件信号; 将第一事件信号分配给第一数字转换器，其中第一事件信号通过第一数字转换器触发第一模拟信号转换为第一数字值; 由所述事件系统响应于所述时钟信号产生第二事件信号; 以及将所述第二事件信号分配给第二数字转换器，其中所述第二事件信号触发第二模拟信号的转换为第二数字值。
-
公开(公告)号：US20160132445A1
公开(公告)日：2016-05-12
申请号：US14538305
申请日：2014-11-11
Applicant: Atmel Corporation
Inventor： Laurentiu Birsan , Stein Danielsen
CPC classification number: G06F13/287 , H03M1/12 , H03M1/18
Abstract: Systems, methods, circuits and computer-readable mediums for peripheral sequencing using an access sequence are disclosed. In some implementations, a control register and status register in a peripheral are initialized with control data for selecting peripheral registers of the peripheral to be refreshed during an access sequence. For each peripheral register to be refreshed during the access sequence: a data register of the peripheral register is accessed; the peripheral register is refreshed; and the status register is updated with a current status of the access sequence. The access sequence is determined to be completed based on contents of the status register.
Abstract translation: 公开了使用接入序列进行外围排序的系统，方法，电路和计算机可读介质。 在一些实现中，外围设备中的控制寄存器和状态寄存器被初始化为用于在访问序列期间选择要刷新的外设的外设寄存器的控制数据。 对于在访问序列期间要刷新的每个外设寄存器：访问外设寄存器的数据寄存器; 外设寄存器刷新; 并且状态寄存器被更新为访问序列的当前状态。 根据状态寄存器的内容确定访问顺序完成。
-
公开(公告)号：US20150309957A1
公开(公告)日：2015-10-29
申请号：US14795806
申请日：2015-07-09
Applicant: Atmel Corporation
Inventor： Laurentiu Birsan , Stein Danielsen
IPC: G06F13/42 , H03K19/177
CPC classification number: G06F13/4221 , G06F13/00 , G06F13/40 , H03K19/177 , H03K19/17704 , H03K19/17728 , H03K19/17736
Abstract: Programmable logic units are described. A described unit includes one or more input interfaces to receive one or more input signals; logic elements that are individually programmable; one or more output interfaces to provide one or more output signals; and a programmable interconnect array that is configured to selectively form one or more interconnections within the unit based on one or more programming settings. The programmable interconnect array can be programmable to route the one or more input signals from the one or more input interfaces to at least a portion of the logic elements, programmable to route one or more intermediate signals among at least a portion of the logic elements, and programmable to route one or more signals from at least a portion of the logic elements to produce the one or more output signals via the output interface.
Abstract translation: 描述可编程逻辑单元。 所描述的单元包括用于接收一个或多个输入信号的一个或多个输入接口; 可单独编程的逻辑元件; 一个或多个输出接口以提供一个或多个输出信号; 以及可编程互连阵列，其被配置为基于一个或多个编程设置选择性地在所述单元内形成一个或多个互连。 可编程互连阵列可以被编程为将一个或多个输入信号从一个或多个输入接口路由到逻辑元件的至少一部分，可编程以在至少一部分逻辑元件之间布线一个或多个中间信号， 并且可编程以将来自至少一部分逻辑元件的一个或多个信号路由以经由输出接口产生一个或多个输出信号。
-
公开(公告)号：US20130222012A1
公开(公告)日：2013-08-29
申请号：US13858757
申请日：2013-04-08
Applicant: Atmel Corporation
Inventor： Laurentiu Birsan , Sten Danielsen
IPC: H03K19/177
CPC classification number: G06F13/4221 , G06F13/00 , G06F13/40 , H03K19/177 , H03K19/17704 , H03K19/17728 , H03K19/17736
Abstract: Programmable logic units are described. A described unit includes one or more input interfaces to receive one or more input signals; logic elements that are individually programmable; one or more output interfaces to provide one or more output signals; and a programmable interconnect array that is configured to selectively form one or more interconnections within the unit based on one or more programming settings. The programmable interconnect array can be programmable to route the one or more input signals from the one or more input interfaces to at least a portion of the logic elements, programmable to route one or more intermediate signals among at least a portion of the logic elements, and programmable to route one or more signals from at least a portion of the logic elements to produce the one or more output signals via the output interface.
Abstract translation: 描述可编程逻辑单元。 所描述的单元包括用于接收一个或多个输入信号的一个或多个输入接口; 可单独编程的逻辑元件; 一个或多个输出接口以提供一个或多个输出信号; 以及可编程互连阵列，其被配置为基于一个或多个编程设置选择性地在所述单元内形成一个或多个互连。 可编程互连阵列可以被编程为将一个或多个输入信号从一个或多个输入接口路由到逻辑元件的至少一部分，可编程以在至少一部分逻辑元件之间布线一个或多个中间信号， 并且可编程以将来自至少一部分逻辑元件的一个或多个信号路由以经由输出接口产生一个或多个输出信号。
-
-
-
-
-
-
-
-
-
Search Results
10
records
(took 0.012 seconds)
