公开(公告)号：US06940807B1

公开(公告)日：2005-09-06

申请号：US09699193

申请日：2000-10-26

申请人： Behrooz Rezvani ,  Avadhani Shridhar ,  Raminder S. Bajwa ,  Tiruvur R. Ramesh ,  Masoud Eskandari ,  Firooz Massoudi ,  Sam Heidari ,  Omprakash S. Sarmaru ,  Sridhar Begur

发明人： Behrooz Rezvani ,  Avadhani Shridhar ,  Raminder S. Bajwa ,  Tiruvur R. Ramesh ,  Masoud Eskandari ,  Firooz Massoudi ,  Sam Heidari ,  Omprakash S. Sarmaru ,  Sridhar Begur

IPC分类号： H04J11/00

CPC分类号： G06F17/142 ,  H04L27/2628 ,  H04L27/265

摘要： The current invention provides a DSP which accommodates multiple current X-DSL protocols and is further configurable to support future protocols. The DSP is implemented with shared and dedicated hardware components on both the transmit and receive paths. The DSP implements both the discrete Fourier transform (DFT) and inverse discrete Fourier transform (IDFT) portions across a wide range of sample sizes and X-DSL protocols. Multiple channels, each with varying ones of the X-DSL protocols can be handled in the same session. The DSP offers the speed associated with hardware implementation of the transforms and the flexibility of a software only implementation. Traffic flow is regulated in the chip using a packet based schema in which each packet is associated with a specific channel of upstream and downstream data. Header and control information in each packet is used to govern the processing of each packet as it moves along either the transmit path or receive path. The DSP of the current invention may advantageously be utilized in fields other than communications, such as: medical and other imaging, seismic analysis, radar and other military applications, pattern recognition, signal processing etc. The present invention provides a signal processing architecture that supports scalability of CO/DLC/ONU resources, and allows a significantly more flexible hardware response to the evolving X-DSL standards without over committing of hardware resources. As standards evolve hardware may be reconfigured to support the new standards.

摘要翻译： 本发明提供一种DSP，其容纳多个当前的X-DSL协议，并且可进一步配置以支持未来的协议。 DSP在传输和接收路径上都具有共享和专用硬件组件。 DSP在宽范围的采样大小和X-DSL协议上实现离散傅立叶变换（DFT）和离散傅立叶逆变换（IDFT）部分。 每个具有不同的X-DSL协议的多个信道可以在同一个会话中处理。 DSP提供与转换的硬件实现相关的速度和仅用于软件的实现的灵活性。 使用基于分组的模式在芯片中调整流量流，其中每个分组与上游和下游数据的特定信道相关联。 每个数据包中的报头和控制信息用于控制每个数据包沿着发送路径或接收路径移动时的处理。 本发明的DSP可有利地用于通信以外的领域，例如：医疗和其他成像，地震分析，雷达和其他军事应用，模式识别，信号处理等。本发明提供一种信号处理架构，其支持 CO / DLC / ONU资源的可扩展性，并且允许对演进的X-DSL标准的显着更灵活的硬件响应，而不必超过硬件资源。 随着标准的发展，硬件可能被重新配置以支持新的标准。

公开(公告)号：US06842429B1

公开(公告)日：2005-01-11

申请号：US09776066

申请日：2001-02-02

申请人： Avadhani Shridhar ,  T. R. Ramesh ,  Raminder S. Bajwa ,  Masoud Eskandari ,  Firooz Massoudi ,  Omprakash S. Sarmaru ,  Behrooz Rezvani

发明人： Avadhani Shridhar ,  T. R. Ramesh ,  Raminder S. Bajwa ,  Masoud Eskandari ,  Firooz Massoudi ,  Omprakash S. Sarmaru ,  Behrooz Rezvani

IPC分类号： H04L12/26 ,  H04L12/66

CPC分类号： H04L12/66

摘要： The current invention provides a digital signal processor which supports multiple X-DSL protocols and a multiplicity of channels on a single chip. Each channel is packetized and each packet includes control information for controlling the performance of the components/modules on the transmit and receive path. Further flexibility is derived from an architecture which incorporates discrete and shared modules on the transmit path and the receive path. The transmit path and receive path modules are collectively controlled by control information in selected ones of the packets and operate on each channel's packets at an appropriate rate, and protocol for the channel. A digital signal processor (DSP) is disclosed which incorporates these features. The DSP exhibits a favorable form factor, and flexibility as to protocols and line codes, and numbers of channels supported.

摘要翻译： 本发明提供了在单个芯片上支持多个X-DSL协议和多个信道的数字信号处理器。 每个信道被分组化，并且每个分组包括用于控制发送和接收路径上的组件/模块的性能的控制信息。 来自在发送路径和接收路径上包含离散和共享模块的架构的进一步的灵活性。 发送路径和接收路径模块由选择的分组中的控制信息共同控制，并以适当的速率对每个信道的分组进行操作，以及针对该信道的协议。 公开了一种包含这些特征的数字信号处理器（DSP）。 DSP具有良好的外形尺寸，对协议和线路代码的灵活性以及支持的通道数量。

公开(公告)号：US07028063B1

公开(公告)日：2006-04-11

申请号：US09698824

申请日：2000-10-26

申请人： Omprakash S. Sarmaru ,  Raminder S. Bajwa ,  Sridhar Begur ,  Avadhani Shridhar ,  Sam Heid Ari ,  Behrooz Rezvani

发明人： Omprakash S. Sarmaru ,  Raminder S. Bajwa ,  Sridhar Begur ,  Avadhani Shridhar ,  Sam Heid Ari ,  Behrooz Rezvani

IPC分类号： F06F17/14

CPC分类号： G06F17/141 ,  H04L27/2628 ,  H04L27/265

摘要： A Fourier transform processor utilizing discrete circuits each of which is configurable for processing a wide range of sample sizes. A single pipeline supports multiplexed bi-directional transformations between for example the time and frequency domains. In an embodiment of the invention the Fourier Transform processor may be implemented as part of a digital signal processor (DSP). In this embodiment the DSP may implement both the discrete Fourier transform (DFT) and inverse discrete Fourier transform (IDFT) across a wide range of sample sizes and X-DSL protocols. Multiple channels, each with varying ones of the X-DSL protocols can be handled in the same session.

摘要翻译： 利用离散电路的傅里叶变换处理器，每个离散电路可配置用于处理各种样本大小的范围。 单个流水线支持例如时域和频域之间的复用双向变换。 在本发明的实施例中，傅里叶变换处理器可以被实现为数字信号处理器（DSP）的一部分。 在该实施例中，DSP可以在宽范围的样本大小和X-DSL协议上实现离散傅里叶变换（DFT）和离散傅里叶逆变换（IDFT）两者。 每个具有不同的X-DSL协议的多个信道可以在同一个会话中处理。

公开(公告)号：US07315571B1

公开(公告)日：2008-01-01

申请号：US09837914

申请日：2001-04-18

申请人： Sam Heidari ,  Behrooz Rezvani ,  Raminder S. Bajwa ,  Jacky Chow ,  Avadhani Shridhar ,  Dale Smith ,  John Gevargiz ,  Saman Behtash

发明人： Sam Heidari ,  Behrooz Rezvani ,  Raminder S. Bajwa ,  Jacky Chow ,  Avadhani Shridhar ,  Dale Smith ,  John Gevargiz ,  Saman Behtash

IPC分类号： H04B1/38

CPC分类号： H04L27/2628 ,  H04L5/0042 ,  H04L5/0044 ,  H04L5/0064 ,  H04L27/0002 ,  H04L27/265 ,  H04M11/062

摘要： A transceiver for communicating a multi-tone modulated communication channel on a subscriber line. The transceiver includes: a digital signal processor (DSP) with a Fourier transform module and an analog front end (AFE). The DSP determines an available range of frequencies on the subscriber line and expands or contracts the tone spacing of each of a fixed number “N” of tones accordingly by decreasing or increasing the processing interval associated with the Fourier transform of each tone set. The AFE performs digital-to-analog conversion of the multi-tone modulated communication channel at rates compatible with the processing interval of the Fourier transform module; whereby the range of frequencies spanned by the modulated tones on the subscriber line conforms to the available of frequencies on the subscriber line.

摘要翻译： 用于在用户线路上传送多音调调制通信信道的收发器。 收发器包括：具有傅立叶变换模块和模拟前端（AFE）的数字信号处理器（DSP）。 DSP确定用户线路上的可用频率范围，并通过减少或增加与每个音调集合的傅里叶变换相关联的处理间隔来相应地扩展或收缩固定数量“N”个音调中的每一个的音调间隔。 AFE以与傅里叶变换模块的处理间隔兼容的速率执行多音调调制通信信道的数模转换; 由此用户线路上的调制音调跨越的频率范围符合用户线上的可用频率。

公开(公告)号：US06937616B1

公开(公告)日：2005-08-30

申请号：US09620779

申请日：2000-07-21

申请人： Behrooz Rezvani ,  Sam Heidari ,  Avadhani Shridhar ,  Omprakash S. Samaru ,  Firooz Massoudi

发明人： Behrooz Rezvani ,  Sam Heidari ,  Avadhani Shridhar ,  Omprakash S. Samaru ,  Firooz Massoudi

IPC分类号： H04J3/22 ,  H04L12/28 ,  H04M11/06

CPC分类号： H04L12/2883 ,  H04L12/2856 ,  H04M11/062

摘要： A method and apparatus for digital subscriber line (xDSL) communications between one or more digital signal processors (DSPs) and analog front ends (AFEs) each coupled to corresponding subscriber line(s). The apparatus transports channels of data between subscribers and the DSP(s). The apparatus includes a bus for the transport of digital data, a DSP AFE interfaces. The DSP interfaces couples the DSP to the bus. The DSP interface accepts downstream channels of digital data from the DSP and transmits packets each associated with a corresponding one of the downstream channels to the bus. Each of the packets identifies a targeted AFEs coupled to a selected one of the subscriber lines. The AFE interfaces each couple an associated one of the AFEs to the bus. Each of the AFE interfaces transmits selected packets to a selected one of the subscriber lines for the transport to the subscriber.

摘要翻译： 一种用于一个或多个数字信号处理器（DSP）和模拟前端（AFE）之间的数字用户线（xDSL）通信的方法和装置，每个耦合到对应的用户线路。 该设备在订户和DSP之间传输数据信道。 该装置包括用于传输数字数据的总线，DSP AFE接口。 DSP接口将DSP耦合到总线。 DSP接口接收来自DSP的数字数据的下行信道，并且将与相应的一个下行信道相关联的分组发送到总线。 每个分组识别耦合到所选择的一个用户线路的目标AFE。 AFE接口将每个AFE接口中的一个耦合到总线。 每个AFE接口将所选择的分组传送到所选择的一个用户线，以便传输给用户。

公开(公告)号：US07076010B1

公开(公告)日：2006-07-11

申请号：US09876201

申请日：2001-06-06

申请人： Sam Heidari ,  Raminder S. Bajwa ,  Behrooz Rezvani ,  Dale Smith ,  Prem Ramaswamy

发明人： Sam Heidari ,  Raminder S. Bajwa ,  Behrooz Rezvani ,  Dale Smith ,  Prem Ramaswamy

IPC分类号： H03K5/01

CPC分类号： H04B3/142 ,  H04L25/0216 ,  H04L25/03038 ,  H04L25/03133 ,  H04L2025/03414 ,  H04L2025/03585

摘要： The current invention provides a method and apparatus for time domain equalization in an XDSL modem. A received communication channel is analyzed to determine the highest frequency component thereof. Typically, there is an inverse relationship between the length of a subscriber line and the highest frequency component over which communications can be supported. In response to the frequency determination, the sampling rate for the channel is reduced to the lowest sample rate consistent with maintaining signal integrity on the highest frequency component of the channel. The sampling rate reduction may accomplished in the analog portion of the receive path, e.g. the analog-to-digital converter (ADC) or in a digital decimator coupled thereto. Concurrently the demodulator complexity is also scaled back. Where the XDSL protocol is digital multi-tone (DMT) the input sample size to the discrete Fourier transform (DFT) engine is reduced accordingly. With these adjustments in place TEQ resources may be scaled inversely. Thus as line length increases and the available bandwidth on the subscriber line is reduced more TEQ resources are made available to deal with the increased delay interval over which intersymbol interference is evidenced. Scaling of TEQ resources may be accomplished using a TEQ architecture which allows either the length or the tap line or the delay between taps to be varied.

摘要翻译： 本发明提供了一种用于XDSL调制解调器中时域均衡的方法和装置。 分析接收到的通信信道以确定其最高频率分量。 通常，用户线的长度与可以支持通信的最高频率分量之间存在反比关系。 响应于频率确定，信道的采样率降低到与在信道的最高频率分量上保持信号完整性一致的最低采样率。 可以在接收路径的模拟部分中实现采样率降低，例如， 模数转换器（ADC）或与之耦合的数字抽取器。 同时，解调器的复杂度也缩小了。 在XDSL协议是数字多音调（DMT）的情况下，离散傅里叶变换（DFT）引擎的输入采样大小相应减少。 通过这些调整，TEQ资源可能会相对缩小。 因此，当线路长度增加并且用户线路上的可用带宽减少时，更多的TEQ资源可用于处理增加的符号间干扰的延迟间隔。 TEQ资源的缩放可以使用允许长度或抽头线或抽头之间的延迟进行变化的TEQ架构来实现。

公开(公告)号：US07406042B1

公开(公告)日：2008-07-29

申请号：US10290973

申请日：2002-11-07

申请人： Avadhani Shridhar ,  Behrooz Rezvani ,  Sushil Agarwal ,  Alfred Mui ,  Masoud Eskandari

发明人： Avadhani Shridhar ,  Behrooz Rezvani ,  Sushil Agarwal ,  Alfred Mui ,  Masoud Eskandari

IPC分类号： H04L12/26 ,  H04L12/28 ,  H04J1/00

CPC分类号： H04L43/0852 ,  H04L12/2856 ,  H04L12/2885 ,  H04L12/2898 ,  H04L41/0896 ,  H04L41/5003 ,  H04L41/5025 ,  H04L41/5067

摘要： A bundler, un-bundler and sequencer for use in controlling and driving opposing sets of logical or physical modems to drive multiple-subscriber lines with multiple communication channels. The sequencer determines subscriber requirements such as maximum and minimum bandwidth and quality of service. The sequencer also determines bandwidth availability and status of multiple subscriber lines from which a bundle may be formed. The bundler couple to the sequencer and implement header or headerless insertion of multiple channels in round robin sequence into the X-DSL frames at data rates which correspond with subscriber requirements. The un-bundler reverses the process of the bundler and passes the appropriate packet data onto the corresponding network.

摘要翻译： 捆绑器，非捆绑器和定序器，用于控制和驱动相对的逻辑或物理调制解调器组，以驱动具有多个通信信道的多用户线路。 定序器确定用户需求，如最大和最小带宽以及服务质量。 定序器还确定可以形成束的多个用户线的带宽可用性和状态。 捆绑器耦合到定序器，并以符合用户要求的数据速率将轮询序列中的多个信道的头部或无头插入多个信道插入到X-DSL帧中。 解包器反转捆绑器的过程，并将适当的分组数据传递到相应的网络上。

公开(公告)号：US06963603B1

公开(公告)日：2005-11-08

申请号：US09876263

申请日：2001-06-06

申请人： Behrooz Rezvani ,  Sam Heidari ,  Dale Smith

发明人： Behrooz Rezvani ,  Sam Heidari ,  Dale Smith

IPC分类号： H04B1/38 ,  H04B3/56

CPC分类号： H04B3/56 ,  H04B2203/5408 ,  H04B2203/5425 ,  H04B2203/5491 ,  H04L5/0007 ,  H04L5/0042 ,  H04L5/0044 ,  H04L5/006 ,  H04L5/008 ,  H04L25/03159 ,  H04L25/03343 ,  H04L2025/03414 ,  H04L2025/03522 ,  H04L2025/03802

摘要： An apparatus and method is provided for minimizing frequency distortion in the transmit path of an XDSL modem implementing digital multi-tone (DMT) line code. The current invention provides a means for both determining and correcting for distortion in the frequency domain. The apparatus may be incorporated in an existing X-DSL architecture without additional circuitry. In an embodiment of the invention the apparatus may include a calibration phase which may be implemented using the existing analog-to-digital (ADC) conversion and demodulation capabilities on the receive path of the modem. This calibration phase takes place before the training phase associated with establishing communications with a remote site. During the calibration phase a calibration sequence with known spectral characteristics in the frequency domain is injected digitally at the beginning of the transmit path into each of the tone bins of the inverse Fourier Transform engine (IFFT). The receive path is configured to receive feedback of a resultant analog output signal from the transmit path. A frequency analyzer is used to determine the spectral properties of the feedback from the analog output signal and a normalizer is used to compute a local gain table with gain factors for each tone bin which effect the required normalization.

摘要翻译： 提供了一种用于最小化实现数字多音（DMT）线路码的XDSL调制解调器的发送路径中的频率失真的装置和方法。 本发明提供了一种用于确定和校正频域中的失真的装置。 该装置可以并入现有的X-DSL架构中，而不需要附加的电路。 在本发明的实施例中，该装置可以包括校准阶段，其可以使用在调制解调器的接收路径上的现有模数（ADC）转换和解调能力来实现。 该校准阶段在与远程站点建立通信相关联的训练阶段之前进行。 在校准阶段期间，在频域中具有已知频谱特性的校准序列在发射路径的开始被数字地注入到逆傅里叶变换引擎（IFFT）的每个音调块中。 接收路径被配置为从发送路径接收所得到的模拟输出信号的反馈。 使用频率分析器来确定来自模拟输出信号的反馈的频谱特性，并且使用归一化器来计算具有影响所需归一化的每个音调单元的增益因子的局部增益表。

公开(公告)号：US06959036B1

公开(公告)日：2005-10-25

申请号：US09776067

申请日：2001-02-02

申请人： Behrooz Rezvani ,  Dale Smith ,  Sam Heidari ,  Homayoun Shahri

发明人： Behrooz Rezvani ,  Dale Smith ,  Sam Heidari ,  Homayoun Shahri

IPC分类号： H04B1/38 ,  H04L12/56 ,  H04L25/49 ,  H04L27/00 ,  H04L27/26

CPC分类号： H04L27/0012 ,  H04L25/4921 ,  H04L27/2601 ,  H04L2012/5652

摘要： An X-DSL modem supporting multiple X-DSL line codes including discrete multi-tone (DMT) and carrierless phase and amplitude (CAP). The modem includes: components coupled to one another to form a transmit path and a receive path. The components include an encoder component and a Fourier transform component. The encoder component encodes data associated with a CAP communication channel into QAM symbols and encodes data associated with a DMT communication channel into DMT sub-symbols. The Fourier transform component couples to the encoder component on the transmit path for transforming DMT sub-symbols from a frequency-to-time domain and for transforming QAM symbols from the time-to-frequency domain followed by a filtering in the frequency domain and a subsequent transformation back from the frequency-to-time domain to effect a pulse shaping function without requiring a discrete pulse shaping component in the transmit path.

摘要翻译： 支持多个X-DSL线路码的X-DSL调制解调器，包括离散多音（DMT）和无载波相位和幅度（CAP）。 调制解调器包括：彼此耦合以形成发送路径和接收路径的组件。 组件包括编码器组件和傅里叶变换组件。 编码器部件将与CAP通信信道相关联的数据编码为QAM符号，并将与DMT通信信道相关联的数据编码为DMT子符号。 傅立叶变换分量耦合到发送路径上的编码器部件，用于从频域转换DMT子符号，并用于从时域到频域变换QAM符号，随后在频域中进行滤波，并且 从频域到时域的后续变换，以实现脉冲整形功能，而不需要发射路径中的离散脉冲整形分量。

公开(公告)号：US06512739B1

公开(公告)日：2003-01-28

申请号：US09779255

申请日：2001-02-07

申请人： Sam Heidari ,  Behrooz Rezvani

发明人： Sam Heidari ,  Behrooz Rezvani

IPC分类号： H04L2722

CPC分类号： H04L27/2647 ,  H04L5/14

摘要： The current invention provides a method and apparatus for downconverting received digital data from the elevated frequencies at which the data is modulated. Various multi-tone communications systems (such as DMT in wire-line communication or OFDM in wireless communication) operate by up-converting output of the modulated signal at the output of the IFFT from baseband to a higher center frequency. Therefore, at the receiver, the inverse operation is required. At the receiver the signal must be down-converted to baseband before being available for processing by the FFT. In this invention, a simplified converter is provided, where the complex multiplication required by prior art downconverters is avoided, thus simplify the downconversion process and reducing power requirements. The apparatus and method may be implemented on a physical modem or a logical modem with the logical modem including a digital signal processor (DSP) coupled to an analog front end (AFE). The communication medium may include: wired, wireless and optical. The present invention provides a signal processing architecture that supports scalability of CO/DLC/ONU resources, and allows a significantly more flexible hardware response to the evolving X-DSL standards without over committing of hardware resources. As standards evolve hardware may be reconfigured to support the new standards.

摘要翻译： 本发明提供了一种用于从接收数字数据的数据被调制的升高的频率下变频的方法和装置。 各种多音通信系统（例如有线通信中的DMT或无线通信中的OFDM）通过将IFFT的输出处的调制信号的输出从基带向上变频到较高的中心频率来进行操作。 因此，在接收机处，需要进行逆运算。 在接收机处，信号必须被下转换为基带，然后才能被FFT处理。 在本发明中，提供了一种简化的转换器，其中避免了现有技术的下变频器所需的复数乘法，从而简化了下变频处理并降低了功率需求。 该装置和方法可以在具有与模拟前端（AFE）耦合的数字信号处理器（DSP）的逻辑调制解调器的物理调制解调器或逻辑调制解调器上实现。 通信介质可以包括：有线，无线和光学。 本发明提供了支持CO / DLC / ONU资源的可扩展性的信号处理架构，并且在不超过硬件资源的情况下，允许对演进的X-DSL标准的显着更灵活的硬件响应。 随着标准的发展，硬件可能被重新配置以支持新的标准。