利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

20 条记录 (耗时 0.027 秒)

    Low power low voltage transistor—transistor logic I/O driver
    1.
    发明授权
    Low power low voltage transistor—transistor logic I/O driver 失效
    低功耗低压晶体管晶体管逻辑I / O驱动器

    公开(公告)号：US06753698B2

    公开(公告)日：2004-06-22

    申请号：US10064708

    申请日：2002-08-08

    申请人： Gary D. Carpenter ,  Francis Chan ,  Kevin J. Nowka ,  Hongfei Wu

    发明人： Gary D. Carpenter ,  Francis Chan ,  Kevin J. Nowka ,  Hongfei Wu

    IPC分类号： H03K190175

    CPC分类号： H03K19/003 ,  H03K19/0016

    摘要： An I/O driver comprising: a circuit adapted to be powered by a first power supply. The circuit is adapted to receive a first signal referenced to the voltage of a second power supply and is adapted to convert the first signal to a second signal of the same logical value as the first signal and referenced to the voltage of the first power supply. The circuit is adapted to maintain the second signal on an output of the I/O driver when the second power supply is powered off.

    摘要翻译： 一种I / O驱动器，包括：适于由第一电源供电的电路。 电路适于接收参考第二电源的电压的第一信号，并且适于将第一信号转换成与第一信号相同的逻辑值的第二信号，并参考第一电源的电压。 该电路适于在第二电源断电时将第二信号保持在I / O驱动器的输出上。

    Identification of a novel domain in the tumor necrosis factor receptor family that mediates pre-ligand receptor assembly and function
    2.
    发明申请
    Identification of a novel domain in the tumor necrosis factor receptor family that mediates pre-ligand receptor assembly and function 审中-公开
    鉴定介导前配体受体组装和功能的肿瘤坏死因子受体家族中的新结构域

    公开(公告)号：US20070190607A1

    公开(公告)日：2007-08-16

    申请号：US11637272

    申请日：2006-12-12

    申请人： Michael Lenardo ,  Francis Chan ,  Richard Siegel

    发明人： Michael Lenardo ,  Francis Chan ,  Richard Siegel

    IPC分类号： A61K38/17 ,  C07K14/715 ,  C07H21/04 ,  C12P21/06

    CPC分类号： C07K14/7151 ,  C07K16/28 ,  C07K16/2878

    摘要： The present invention provides a polypeptide comprising the isolated amino acid sequence of a pre-ligand assembly domain (PLAD) of a TNF-like receptor. Also provided by this invention is a polypeptide comprising the isolated amino acid sequence of a pre-ligand assembly domain (PLAD), wherein the PLAD is selected from the group consisting of: the PLAD of a TNF-R, the PLAD of p60, the PLAD of p80, the PLAD of Fas (CD95/APO-1), the PLAD of TRAIL receptors, the PLAD of LTβR, the PLAD of CD40, the PLAD of CD30, the PLAD of CD27, the PLAD of HVEM, the PLAD of OX40 and the PLAD of DR4. TNF-R, p60, p80, Fas, TRAIL receptor, LTβR, CD40, CD30, CD27, HVEM, OX40, DR4, TROY, EDAR, XEDAR, DCR3, AITR, 4-1BB, DR3, RANK, TACI, BCMA, DR6, DPG, DR5, DCR1 AND DCR2 are all members of the TNF receptor superfamily or the TNF-like receptor family. The invention also provides the PLAD for other members of the TNF receptor superfamily. The polypeptides of the present invention can be utilized to inhibit oligomerization of members of the TNF receptor superfamily. These polypeptides can also be utilized to inhibit ligand binding to members of the TNF receptor superfamily. The present invention also provides a composition comprising an inhibitor of TNF receptor oligomerization. Further provided by this invention are members of the TNF receptor superfamily that are lacking a PLAD.

    摘要翻译： 本发明提供了包含TNF-样受体的前配体组装结构域（PLAD）的分离的氨基酸序列的多肽。 本发明还提供了包含前配体组装结构域（PLAD）的分离的氨基酸序列的多肽，其中PLAD选自：TNF-R的PLAD，p60的PLAD， p80的PLAD，FAS的PLAD（CD95 / APO-1），TRAIL受体的PLAD，LTbetaR的PLAD，CD40的PLAD，CD30的PLAD，CD27的PLAD，HVEM的PLAD，PLEM的PLAD OX40和DR4的PLAD。 TNF-R，p60，p80，Fas，TRAIL受体，LTbetaR，CD40，CD30，CD27，HVEM，OX40，DR4，TROY，EDAR，XEDAR，DCR3，AITR，4-1BB，DR3，RANK，TACI，BCMA，DR6 ，DPG，DR5，DCR1和DCR2都是TNF受体超家族或TNF样受体家族的成员。 本发明还提供了TNF受体超家族其他成员的PLAD。 本发明的多肽可用于抑制TNF受体超家族成员的寡聚化。 这些多肽也可用于抑制配体结合TNF受体超家族的成员。 本发明还提供了包含TNF受体低聚抑制剂的组合物。 本发明进一步提供的是缺乏PLAD的TNF受体超家族的成员。

    SYSTEMS AND METHODS FOR ENABLING PARENTAL CONTROLS BASED ON USER ENGAGEMENT WITH A MEDIA DEVICE
    3.
    发明申请
    SYSTEMS AND METHODS FOR ENABLING PARENTAL CONTROLS BASED ON USER ENGAGEMENT WITH A MEDIA DEVICE 审中-公开
    基于与媒体设备的用户联系实现家长控制的系统和方法

    公开(公告)号：US20140181910A1

    公开(公告)日：2014-06-26

    申请号：US13725084

    申请日：2012-12-21

    申请人： Jim Fingal ,  Brian C. Peterson ,  Francis Chan

    发明人： Jim Fingal ,  Brian C. Peterson ,  Francis Chan

    IPC分类号： H04L29/06

    CPC分类号： H04L63/107 ,  H04L63/105 ,  H04W12/00503

    摘要： Systems and methods are described for controlling playback of media assets. In some aspects, the systems and methods described detect a first user within proximity of a user equipment device. The systems and methods detect a second user, who is restricted from accessing a media asset on the user equipment device without a first user within proximity of the user equipment device who has a content authorization level higher than the second user. Processing circuitry measures the first user's engagement level with the user equipment device. The processing circuitry retrieves a threshold value from the user equipment's memory and determines whether the measured engagement level of the first user with the user equipment device is above the retrieved threshold. If the measured engagement level of the first user with the user equipment device is above the threshold, processing circuitry enables access to the media asset.

    摘要翻译： 描述了控制媒体资产回放的系统和方法。 在一些方面，所描述的系统和方法检测用户设备设备附近的第一用户。 所述系统和方法检测第二用户，所述第二用户在不具有内容授权级别高于所述第二用户的所述用户设备设备附近的第一用户的情况下访问所述用户设备设备上的媒体资产。 处理电路测量与用户设备设备的第一个用户的参与度。 处理电路从用户设备的存储器检索阈值，并且确定用户设备设备的测量的第一用户的接合度是否高于所检索的阈值。 如果具有用户设备设备的第一用户的测量的接合水平高于阈值，则处理电路使得能够访问媒体资产。

    Federated digital rights management scheme including trusted systems
    4.
    发明授权
    Federated digital rights management scheme including trusted systems 有权
    联合数字版权管理方案，包括受信任的系统

    公开(公告)号：US08201264B2

    公开(公告)日：2012-06-12

    申请号：US12411271

    申请日：2009-03-25

    申请人： Eric W. Grab ,  Chris Russell ,  Francis Chan ,  Mike Kiefer

    发明人： Eric W. Grab ,  Chris Russell ,  Francis Chan ,  Mike Kiefer

    IPC分类号： G06F21/24

    CPC分类号： G06F21/10 ,  G06F21/105 ,  G06F2221/0724 ,  H04L9/3268 ,  H04L63/0428 ,  H04N21/222 ,  H04N21/26606 ,  H04N21/26613 ,  H04N21/4627 ,  H04N21/8355

    摘要： Federated systems for issuing playback certifications granting access to technically protected content are described. One embodiment of the system includes a registration server connected to a network, a content server connected to the network and to a trusted system, a first device including a non-volatile memory that is connected to the network and a second device including a non-volatile memory that is connected to the network. In addition, the registration server is configured to provide the first device with a first set of activation information in a first format, the first device is configured to store the first set of activation information in non-volatile memory, the registration server is configured to provide the second device with a second set of activation information in a second format, and the second device is configured to store the second set of activation information in non-volatile memory.

    摘要翻译： 描述了授予访问技术保护内容的播放认证的联合系统。 系统的一个实施例包括连接到网络的注册服务器，连接到网络和可信系统的内容服务器，包括连接到网络的非易失性存储器的第一设备和包括非易失性存储器的第二设备， 连接到网络的易失性存储器。 此外，注册服务器被配置为向第一设备提供第一格式的第一组激活信息，第一设备被配置为将第一组激活信息存储在非易失性存储器中，注册服务器被配置为 以第二格式向第二设备提供第二组激活信息，并且第二设备被配置为将第二组激活信息存储在非易失性存储器中。

    Method for enhancing a power bus in I/O regions of an ASIC device
    5.
    发明授权
    Method for enhancing a power bus in I/O regions of an ASIC device 失效
    用于增强ASIC设备的I / O区域中的电力总线的方法

    公开(公告)号：US06598216B2

    公开(公告)日：2003-07-22

    申请号：US09924673

    申请日：2001-08-08

    申请人： Francis Chan ,  Charles S. Chiu ,  Robert Charles Cusimano ,  Donald S. Kent ,  Gulsun Yasar

    发明人： Francis Chan ,  Charles S. Chiu ,  Robert Charles Cusimano ,  Donald S. Kent ,  Gulsun Yasar

    IPC分类号： G06F1750

    CPC分类号： G06F17/5068

    摘要： A method for enhancing power bus for I/O libraries in ASIC designs is disclosed. An I/O assignment for I/O circuits to be utilized in an ASIC design is initially generated. Each I/O circuit may obtain power from either a primary I/O power bus or a secondary I/O power bus. A determination is then made as to whether or not the I/O assignment meets certain predetermined power distribution requirements. In a determination that the I/O assignment does not meet the predetermined power bus distribution requirements, a power enhancement cell is added. The power enhancement circuit includes at least one metal line for connecting the primary I/O power bus to the secondary I/O power bus in order for the I/O assignment to meet the power bus distribution requirements.

    摘要翻译： 公开了一种用于增强ASIC设计中的I / O库的电源总线的方法。 最初生成用于ASIC设计中的I / O电路的I / O分配。 每个I / O电路可以从主I / O电源总线或辅助I / O电源总线获得电源。 然后确定I / O分配是否满足某些预定的功率分配要求。 在确定I / O分配不满足预定功率总线分配要求的情况下，增加功率增强单元。 功率增强电路包括用于将主I / O电源总线连接到辅助I / O电源总线的至少一个金属线，以便I / O分配满足电力总线分配要求。

    Federated digital rights management scheme including trusted systems
    7.
    发明授权
    Federated digital rights management scheme including trusted systems 有权
    联合数字版权管理方案，包括受信任的系统

    公开(公告)号：US07515710B2

    公开(公告)日：2009-04-07

    申请号：US11685929

    申请日：2007-03-14

    申请人： Eric W. Grab ,  Chris Russell ,  Francis Chan ,  Mike Kiefer

    发明人： Eric W. Grab ,  Chris Russell ,  Francis Chan ,  Mike Kiefer

    IPC分类号： H04L9/32

    CPC分类号： G06F21/10 ,  G06F21/105 ,  G06F2221/0724 ,  H04L9/3268 ,  H04L63/0428 ,  H04N21/222 ,  H04N21/26606 ,  H04N21/26613 ,  H04N21/4627 ,  H04N21/8355

    摘要： Federated systems for issuing playback certifications granting access to technically protected content are described. One embodiment of the system includes a registration server connected to a network, a content server connected to the network and to a trusted system, a first device including a non-volatile memory that is connected to the network and a second device including a non-volatile memory that is connected to the network. In addition, the registration server is configured to provide the first device with a first set of activation information in a first format, the first device is configured to store the first set of activation information in non-volatile memory, the registration server is configured to provide the second device with a second set of activation information in a second format, and the second device is configured to store the second set of activation information in non-volatile memory.

    摘要翻译： 描述了授予访问技术保护内容的播放认证的联合系统。 系统的一个实施例包括连接到网络的注册服务器，连接到网络和可信系统的内容服务器，包括连接到网络的非易失性存储器的第一设备和包括非易失性存储器的第二设备， 连接到网络的易失性存储器。 此外，注册服务器被配置为向第一设备提供第一格式的第一组激活信息，第一设备被配置为将第一组激活信息存储在非易失性存储器中，注册服务器被配置为 以第二格式向第二设备提供第二组激活信息，并且第二设备被配置为将第二组激活信息存储在非易失性存储器中。

    FEDERATED DIGITAL RIGHTS MANAGEMENT SCHEME INCLUDING TRUSTED SYSTEMS
    9.
    发明申请
    FEDERATED DIGITAL RIGHTS MANAGEMENT SCHEME INCLUDING TRUSTED SYSTEMS 有权
    联合数字管理方案，包括有害系统

    公开(公告)号：US20080046718A1

    公开(公告)日：2008-02-21

    申请号：US11685929

    申请日：2007-03-14

    申请人： Eric Grab ,  Chris Russell ,  Francis Chan ,  Mike Kiefer

    发明人： Eric Grab ,  Chris Russell ,  Francis Chan ,  Mike Kiefer

    IPC分类号： H04L9/32 ,  H04L9/14

    CPC分类号： G06F21/10 ,  G06F21/105 ,  G06F2221/0724 ,  H04L9/3268 ,  H04L63/0428 ,  H04N21/222 ,  H04N21/26606 ,  H04N21/26613 ,  H04N21/4627 ,  H04N21/8355

    摘要： Federated systems for issuing playback certifications granting access to technically protected content are described. One embodiment of the system includes a registration server connected to a network, a content server connected to the network and to a trusted system, a first device including a non-volatile memory that is connected to the network and a second device including a non-volatile memory that is connected to the network. In addition, the registration server is configured to provide the first device with a first set of activation information in a first format, the first device is configured to store the first set of activation information in non-volatile memory, the registration server is configured to provide the second device with a second set of activation information in a second format, and the second device is configured to store the second set of activation information in non-volatile memory.

    摘要翻译： 描述了授予访问技术保护内容的播放认证的联合系统。 系统的一个实施例包括连接到网络的注册服务器，连接到网络和可信系统的内容服务器，包括连接到网络的非易失性存储器的第一设备和包括非易失性存储器的第二设备， 连接到网络的易失性存储器。 此外，注册服务器被配置为向第一设备提供第一格式的第一组激活信息，第一设备被配置为将第一组激活信息存储在非易失性存储器中，注册服务器被配置为 以第二格式向第二设备提供第二组激活信息，并且第二设备被配置为将第二组激活信息存储在非易失性存储器中。

    Driver circuit configured for use with receiver
    10.
    发明授权
    Driver circuit configured for use with receiver 失效
    配置为与接收机一起使用的驱动器电路

    公开(公告)号：US6140846A

    公开(公告)日：2000-10-31

    申请号：US183707

    申请日：1998-10-30

    申请人： Francis Chan ,  Steven P. Koch ,  Douglas W. Stout

    发明人： Francis Chan ,  Steven P. Koch ,  Douglas W. Stout

    IPC分类号： H03K19/003 ,  H03B1/00 ,  H03K3/00

    CPC分类号： H03K19/00315

    摘要： A driver circuit has an input terminal at which a first signal having a first voltage swing is applied, and an output terminal at which: (i) a second signal having a second voltage swing is provided to external circuitry, and (ii) a third signal having a third voltage swing is received from the external circuitry. A level shifter circuit is coupled to the input terminal and translates the first signal to the second signal. The level shifter circuit includes circuitry which regulates the switching rate of the driver circuit. An output circuit is coupled between the level shifter circuit and the output terminal which drives the external circuitry with the second signal received from the level shifter circuit. The output circuit has a floating well, and a bias circuit is coupled between the output terminal and the well of the output circuit. The bias circuit biases the well proportional to the third voltage swing when the third signal is received at the output terminal. A feedback circuit is coupled between the output terminal and the output circuit. The feedback circuit deactivates at least a portion of the output circuit responsive to the third signal being received at the output terminal.

    摘要翻译： 驱动器电路具有施加具有第一电压摆幅的第一信号的输入端子和输出端子，其中：（i）具有第二电压摆幅的第二信号被提供给外部电路，以及（ii）第三 从外部电路接收具有第三电压摆幅的信号。 电平移位器电路耦合到输入端并将第一信号转换为第二信号。 电平移位器电路包括调节驱动器电路的开关速率的电路。 输出电路耦合在电平移位器电路和输出端之间，该电平移位器电路与从电平移位器电路接收到的第二信号驱动外部电路。 输出电路具有浮动阱，并且偏置电路耦合在输出端和输出电路的阱之间。 当在输出端接收到第三信号时，偏置电路偏压阱与第三电压摆幅成比例。 反馈电路耦合在输出端和输出电路之间。 响应于在输出端接收到的第三信号，反馈电路去激活输出电路的至少一部分。