利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

19 条记录 (耗时 0.016 秒)

    SIMULATION APPARATUS AND SIMULATION METHOD USED TO DESIGN CHARACTERISTICS AND CIRCUITS OF SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICE FABRICATION METHOD
    1.
    发明申请
    SIMULATION APPARATUS AND SIMULATION METHOD USED TO DESIGN CHARACTERISTICS AND CIRCUITS OF SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICE FABRICATION METHOD 失效
    用于设计半导体器件的特性和电路的仿真设备和仿真方法以及半导体器件制造方法

    公开(公告)号：US20080028342A1

    公开(公告)日：2008-01-31

    申请号：US11776730

    申请日：2007-07-12

    申请人： Hiroshi TSUJI ,  Yoshiteru Shimizu

    发明人： Hiroshi TSUJI ,  Yoshiteru Shimizu

    IPC分类号： G06F17/50 ,  G06F7/60

    CPC分类号： G06F17/5036 ,  G06F17/5063

    摘要： Disclosed is a simulation apparatus including an input unit, storage unit, arithmetic unit, controller, and output unit. The input unit inputs a first potential at the source end, which corresponds to the gate end of a TFT, on that surface of a thin polysilicon film which faces the gate, a second potential at the source end on the back surface of the thin polysilicon film on which the gate is formed, a third potential at the drain end, which corresponds to the gate end of the TFT, on that surface of the thin polysilicon film which faces the gate, and a fourth potential at the drain end on the back surface of the thin polysilicon film. A drain current is calculated by performing an arithmetic operation on the basis of the first to fourth potentials, and a model is formed by including defect states.

    摘要翻译： 公开了一种模拟装置，包括输入单元，存储单元，运算单元，控制器和输出单元。 所述输入单元在与所述栅极相对的薄多晶硅膜的所述表面上的源极处的第一电位（对应于TFT的栅极端）输入第一电位，所述薄多晶硅的背表面上的源极处的第二电位 在其上形成栅极的薄膜上，位于薄膜多晶硅膜面对栅极的表面上的与漏极端相对应的TFT的栅极端的第三电位，以及位于背面的漏极端的第四电位 薄多晶硅膜的表面。 通过基于第一至第四电位执行算术运算来计算漏极电流，并且通过包括缺陷状态形成模型。

    Simulation apparatus and simulation method used to design characteristics and circuits of semiconductor device, and semiconductor device fabrication method
    2.
    发明授权
    Simulation apparatus and simulation method used to design characteristics and circuits of semiconductor device, and semiconductor device fabrication method 失效
    用于设计半导体器件特性和电路的仿真设备和仿真方法，以及半导体器件制造方法

    公开(公告)号：US07685543B2

    公开(公告)日：2010-03-23

    申请号：US11776730

    申请日：2007-07-12

    申请人： Hiroshi Tsuji ,  Yoshiteru Shimizu

    发明人： Hiroshi Tsuji ,  Yoshiteru Shimizu

    IPC分类号： G06F17/50

    CPC分类号： G06F17/5036 ,  G06F17/5063

    摘要： Disclosed is a simulation apparatus including an input unit, storage unit, arithmetic unit, controller, and output unit. The input unit inputs a first potential at the source end, which corresponds to the gate end of a TFT, on that surface of a thin polysilicon film which faces the gate, a second potential at the source end on the back surface of the thin polysilicon film on which the gate is formed, a third potential at the drain end, which corresponds to the gate end of the TFT, on that surface of the thin polysilicon film which faces the gate, and a fourth potential at the drain end on the back surface of the thin polysilicon film. A drain current is calculated by performing an arithmetic operation on the basis of the first to fourth potentials, and a model is formed by including defect states.

    摘要翻译： 公开了一种模拟装置，包括输入单元，存储单元，运算单元，控制器和输出单元。 所述输入单元在与所述栅极相对的薄多晶硅膜的所述表面上的源极处的第一电位（对应于TFT的栅极端）输入第一电位，所述薄多晶硅的背表面上的源极处的第二电位 在其上形成栅极的薄膜上，在薄膜多晶硅膜的面向栅极的表面上的与漏极端相对应的TFT的栅极端的第三电位，以及位于背面的漏极端的第四电位 薄多晶硅膜的表面。 通过基于第一至第四电位执行算术运算来计算漏极电流，并且通过包括缺陷状态形成模型。

    Light triggered semiconductor device with detachable auxiliary thyrister
    4.
    发明授权
    Light triggered semiconductor device with detachable auxiliary thyrister 失效
    光触发的半导体器件具有可拆卸的辅助可控硅

    公开(公告)号：US4757367A

    公开(公告)日：1988-07-12

    申请号：US797965

    申请日：1985-11-14

    申请人： Nobutake Konishi ,  Yoshiteru Shimizu ,  Takeshi Yokota

    发明人： Nobutake Konishi ,  Yoshiteru Shimizu ,  Takeshi Yokota

    IPC分类号： G02B6/42 ,  H01L29/74 ,  H01L31/0203 ,  H01L31/111

    CPC分类号： H01L31/0203 ,  G02B6/4295 ,  H01L31/1113

    摘要： There is provided a light triggered thyristor device comprising a main thyristor triggered by an electric triggering signal, an auxiliary thyristor triggered by a light signal applied to a light receiving portion, the auxiliary thyristor then supplying the electric triggering signal from a cathode thereof to a gate of the main thyristor, a cylindrical insulator for containing the main thyristor, a connector mechanism disposed near an end of an anode on a side face of the main thyristor and electrically connected to the anode of the main thyristor, the connector mechanism having one end side exposed to outside of the cylindrical insulator, the auxiliary thyristor being so attached to one end side of the connector mechanism as to enable their free connection and disconnection, the anode of the main thyristor being electrically connected to the anode of the auxiliary thyristor via the connector mechanism.

    摘要翻译： 提供了一种光触发晶闸管器件，包括由电触发信号触发的主晶闸管，由施加到光接收部分的光信号触发的辅助晶闸管，然后辅助晶闸管将电触发信号从其阴极提供给门 主晶闸管的圆柱形绝缘体，用于容纳主晶闸管的圆柱形绝缘体，连接机构，设置在主晶闸管侧面上的阳极端附近，并与主晶闸管的阳极电连接，该连接器机构具有一端侧 暴露在圆柱形绝缘体的外部，辅助晶闸管被附接到连接器机构的一端侧，以使其自由连接和断开，主晶闸管的阳极通过连接器电连接到辅助晶闸管的阳极 机制。

    IMAGE DISPLAY
    5.
    发明申请
    IMAGE DISPLAY 有权
    图像显示

    公开(公告)号：US20120162180A1

    公开(公告)日：2012-06-28

    申请号：US13412771

    申请日：2012-03-06

    申请人： Hajime AKIMOTO ,  Shigeyuki Nishitani ,  Shinichi Komura ,  Toshihiro Sato ,  Hiroshi Kageyama ,  Yoshiteru Shimizu

    发明人： Hajime AKIMOTO ,  Shigeyuki Nishitani ,  Shinichi Komura ,  Toshihiro Sato ,  Hiroshi Kageyama ,  Yoshiteru Shimizu

    IPC分类号： G09G5/00

    CPC分类号： G09G3/3258 ,  G09G3/2014 ,  G09G2300/0417 ,  G09G2300/0861 ,  G09G2320/0233

    摘要： An image display is provided with a display area including pixels, each including illuminating means. A control circuit turns the illuminating means of the pixels on and off. A first terminal of a capacitor is connected to an input terminal of the control circuit. An image signal voltage generation circuit generates image signal voltages and a pixel drive voltage generation circuit generates pixel drive voltages for the pixels. A connector is provided for connecting either one of the image signal voltages or the pixel drive voltages to a second terminal of the capacitor. As such, an amount of drive current for the pixels is controlled in accordance with both the pixel drive voltage and the image signal voltage.

    摘要翻译： 图像显示器设置有包括像素的显示区域，每个显示区域包括照明装置。 控制电路使像素的照明装置打开和关闭。 电容器的第一端子连接到控制电路的输入端子。 图像信号电压产生电路产生图像信号电压，并且像素驱动电压产生电路产生像素的像素驱动电压。 提供连接器用于将图像信号电压或像素驱动电压中的一个连接到电容器的第二端。 因此，根据像素驱动电压和图像信号电压来控制像素的驱动电流量。

    Image display
    8.
    发明授权
    Image display 有权
    图像显示

    公开(公告)号：US08633878B2

    公开(公告)日：2014-01-21

    申请号：US13412771

    申请日：2012-03-06

    申请人： Hajime Akimoto ,  Shigeyuki Nishitani ,  Shinichi Komura ,  Toshihiro Sato ,  Hiroshi Kageyama ,  Yoshiteru Shimizu

    发明人： Hajime Akimoto ,  Shigeyuki Nishitani ,  Shinichi Komura ,  Toshihiro Sato ,  Hiroshi Kageyama ,  Yoshiteru Shimizu

    IPC分类号： G09G3/32

    CPC分类号： G09G3/3258 ,  G09G3/2014 ,  G09G2300/0417 ,  G09G2300/0861 ,  G09G2320/0233

    摘要： An image display is provided with a display area including pixels, each including illuminating means. A control circuit turns the illuminating means of the pixels on and off. A first terminal of a capacitor is connected to an input terminal of the control circuit. An image signal voltage generation circuit generates image signal voltages and a pixel drive voltage generation circuit generates pixel drive voltages for the pixels. A connector is provided for connecting either one of the image signal voltages or the pixel drive voltages to a second terminal of the capacitor. As such, an amount of drive current for the pixels is controlled in accordance with both the pixel drive voltage and the image signal voltage.

    摘要翻译： 图像显示器设置有包括像素的显示区域，每个显示区域包括照明装置。 控制电路使像素的照明装置打开和关闭。 电容器的第一端子连接到控制电路的输入端子。 图像信号电压产生电路产生图像信号电压，并且像素驱动电压产生电路产生像素的像素驱动电压。 提供连接器用于将图像信号电压或像素驱动电压中的一个连接到电容器的第二端。 因此，根据像素驱动电压和图像信号电压来控制像素的驱动电流量。