ESD suppression using light emissions

    公开(公告)号:US11081882B2

    公开(公告)日:2021-08-03

    申请号:US16513349

    申请日:2019-07-16

    Abstract: A protected electric circuit, and method of protecting a protected circuit is provided. The circuit comprises at least one sensitive device wherein the sensitive device operates at a device voltage and has a maximum voltage capability. At least one light emitting diode electrically connected with the sensitive device wherein the light emitting diode has a first trigger voltage wherein the first trigger voltage is above the device voltage and below the maximum voltage capability. When any said extraneous energy above the first trigger energy is experienced the light emitting diode emits photons thereby converting at least some of the extraneous energy to photon energy.

    Method of making a high capacitance multilayer capacitor with high voltage capability
    3.
    发明授权
    Method of making a high capacitance multilayer capacitor with high voltage capability 有权
    制造具有高电压能力的高容量多层电容器的方法

    公开(公告)号:US09490072B2

    公开(公告)日:2016-11-08

    申请号:US14266364

    申请日:2014-04-30

    CPC classification number: H01G4/30 H01G4/005 H01G4/232 Y10T29/435

    Abstract: A method for making multilayer ceramic capacitors is described with high voltage capability without the need of coating the part to resist surface arc-over. One design combines a high overlap area for higher capacitance whilst retaining a high voltage capability. A variation of this design has increased voltage capability over this design as well as another described in the prior art although overlap area and subsequently capacitance is lowered in this case.

    Abstract translation: 以高电压能力描述制造多层陶瓷电容器的方法,而不需要涂覆部件来抵抗表面电弧。 一个设计结合了高重叠面积,用于更高的电容,同时保持高电压能力。 这种设计的变化在这种设计中增加了电压能力,而且在现有技术中描述了另一种,尽管在这种情况下重叠区域和随后的电容降低。

    Asymmetric High Voltage Capacitor
    7.
    发明申请
    Asymmetric High Voltage Capacitor 有权
    非对称高压电容器

    公开(公告)号:US20130250473A1

    公开(公告)日:2013-09-26

    申请号:US13849806

    申请日:2013-03-25

    CPC classification number: H01G4/30 H01G4/012 H01G4/232 Y10T29/435

    Abstract: An improved multi-layered ceramic capacitor, and method of making the multi-layered ceramic capacitor, is described. The capacitor has an active area comprising first layers and second layers in alternating parallel arrangement with dielectric there between. The first layer comprises a first active electrode and a first floating electrode in a common plane and the second layer comprises a second active electrode and a second floating electrode in a second common plane. At least one shield layer is adjacent to an outermost first layer of the first layers wherein the shield layer has a first projection and the first layers have a second projection wherein the first projection and the second projection are different.

    Abstract translation: 描述了改进的多层陶瓷电容器以及制造多层陶瓷电容器的方法。 电容器具有包括第一层和第二层的有源区域,其间以电介质交替并行布置。 第一层包括公共平面中的第一有源电极和第一浮动电极,第二层包括第二共用平面中的第二有源电极和第二浮动电极。 至少一个屏蔽层与第一层的最外面的第一层相邻,其中屏蔽层具有第一突起,并且第一层具有第二突起,其中第一突起和第二突起不同。

Patent Agency Ranking