ESD suppression using light emissions

    公开(公告)号:US11081882B2

    公开(公告)日:2021-08-03

    申请号:US16513349

    申请日:2019-07-16

    Abstract: A protected electric circuit, and method of protecting a protected circuit is provided. The circuit comprises at least one sensitive device wherein the sensitive device operates at a device voltage and has a maximum voltage capability. At least one light emitting diode electrically connected with the sensitive device wherein the light emitting diode has a first trigger voltage wherein the first trigger voltage is above the device voltage and below the maximum voltage capability. When any said extraneous energy above the first trigger energy is experienced the light emitting diode emits photons thereby converting at least some of the extraneous energy to photon energy.

    Multilayer Ceramic Structure
    5.
    发明申请

    公开(公告)号:US20190157009A1

    公开(公告)日:2019-05-23

    申请号:US16259278

    申请日:2019-01-28

    Inventor: John Bultitude

    Abstract: An improved multilayer ceramic capacitor is described. The multilayered ceramic capacitor comprises first internal electrodes and second internal electrodes. The first internal electrodes and said second internal electrodes are parallel with dielectric there between. A first external termination is in electrical connection with the first internal electrodes and a second external termination is in electrical contact with the second internal electrodes. A closed void layer, comprising at least one closed void, is between electrodes.

    Method of making a high capacitance multilayer capacitor with high voltage capability
    10.
    发明授权
    Method of making a high capacitance multilayer capacitor with high voltage capability 有权
    制造具有高电压能力的高容量多层电容器的方法

    公开(公告)号:US09490072B2

    公开(公告)日:2016-11-08

    申请号:US14266364

    申请日:2014-04-30

    CPC classification number: H01G4/30 H01G4/005 H01G4/232 Y10T29/435

    Abstract: A method for making multilayer ceramic capacitors is described with high voltage capability without the need of coating the part to resist surface arc-over. One design combines a high overlap area for higher capacitance whilst retaining a high voltage capability. A variation of this design has increased voltage capability over this design as well as another described in the prior art although overlap area and subsequently capacitance is lowered in this case.

    Abstract translation: 以高电压能力描述制造多层陶瓷电容器的方法,而不需要涂覆部件来抵抗表面电弧。 一个设计结合了高重叠面积,用于更高的电容,同时保持高电压能力。 这种设计的变化在这种设计中增加了电压能力,而且在现有技术中描述了另一种,尽管在这种情况下重叠区域和随后的电容降低。

Patent Agency Ranking