公开(公告)号：US20140156976A1

公开(公告)日：2014-06-05

申请号：US13995441

申请日：2011-12-22

申请人： Enric Gibert Codina ,  Josep M. Codina ,  Fernando Latorre ,  Pedro Marcuello ,  Pedro Lopez ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Marc Lupon ,  Carlos Madriles Gimeno ,  Grigorios Magklis ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou ,  Georgios Tournavitis ,  Polychronis Xekalakis

发明人： Enric Gibert Codina ,  Josep M. Codina ,  Fernando Latorre ,  Pedro Marcuello ,  Pedro Lopez ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Marc Lupon ,  Carlos Madriles Gimeno ,  Grigorios Magklis ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou ,  Georgios Tournavitis ,  Polychronis Xekalakis

IPC分类号： G06F9/30

CPC分类号： G06F9/30145 ,  G06F9/30087 ,  G06F9/30185 ,  G06F9/3842 ,  G06F9/3857 ,  G06F9/3863

摘要： Techniques and mechanisms for a processor to determine whether a commit action is to be performed. In an embodiment, a processor performs operations to determine whether a commit instruction is for contingent performance of a commit action. In another embodiment, one or more conditions of processor state are evaluated in response to determining that the commit instruction is for contingent performance of the commit action, where the evaluation is performed to determine whether the commit action indicated by the commit instruction is to be performed.

摘要翻译： 处理器确定是否执行提交动作的技术和机制。 在一个实施例中，处理器执行操作以确定提交指令是否用于或然执行提交动作。 在另一个实施例中，响应于确定提交指令用于提交动作的或然执行来评估处理器状态的一个或多个条件，其中执行评估以确定是否要执行由提交指令指示的提交动作 。

公开(公告)号：US20130326199A1

公开(公告)日：2013-12-05

申请号：US13995416

申请日：2011-12-29

申请人： Grigorios Magklis ,  Josep M. Codina ,  Craig B. Zilles ,  Michael Neilly ,  Sridhar Samudrala ,  Alejandro Martinez Vicente ,  Polychronis Xekalakis ,  F. Jesus Sanchez ,  Marc Lupon ,  Georgios Tournavitis ,  Enric Gibert Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Fernando Latorre ,  Pedro Lopez ,  Carlos Madriles Gimeno ,  Pedro Marcuello ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou

发明人： Grigorios Magklis ,  Josep M. Codina ,  Craig B. Zilles ,  Michael Neilly ,  Sridhar Samudrala ,  Alejandro Martinez Vicente ,  Polychronis Xekalakis ,  F. Jesus Sanchez ,  Marc Lupon ,  Georgios Tournavitis ,  Enric Gibert Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Fernando Latorre ,  Pedro Lopez ,  Carlos Madriles Gimeno ,  Pedro Marcuello ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou

IPC分类号： G06F9/30

CPC分类号： G06F9/3001 ,  G06F9/30032 ,  G06F9/30087 ,  G06F9/30094 ,  G06F9/30101 ,  G06F9/3842

摘要： Disclosed is an apparatus and method generally related to controlling a multimedia extension control and status register (MXCSR). A processor core may include a floating point unit (FPU) to perform arithmetic functions; and a multimedia extension control register (MXCR) to provide control bits to the FPU. Further an optimizer may be used to select a speculative multimedia extension status register (SPEC_MXSR) from a plurality of SPEC_MXSRs to update a multimedia extension status register (MXSR) based upon an instruction.

摘要翻译： 公开了一种通常涉及控制多媒体扩展控制和状态寄存器（MXCSR）的装置和方法。 处理器核心可以包括用于执行算术功能的浮点单元（FPU） 以及为FPU提供控制位的多媒体扩展控制寄存器（MXCR）。 此外，优化器可以用于从多个SPEC_MXSR中选择推测性多媒体扩展状态寄存器（SPEC_MXSR），以基于指令来更新多媒体扩展状态寄存器（MXSR）。

公开(公告)号：US09811341B2

公开(公告)日：2017-11-07

申请号：US13995649

申请日：2011-12-29

申请人： Kyriakos A. Stavrou ,  Enric Gibert Codina ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Fernando Latorre ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles Gimeno ,  Grigorios Magklis ,  Pedro Marcuello ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Georgios Tournavitis ,  Polychronis Xekalakis

发明人： Kyriakos A. Stavrou ,  Enric Gibert Codina ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Fernando Latorre ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles Gimeno ,  Grigorios Magklis ,  Pedro Marcuello ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Georgios Tournavitis ,  Polychronis Xekalakis

IPC分类号： G06F9/38 ,  G06F9/30 ,  G06F12/0862

CPC分类号： G06F9/3804 ,  G06F9/30047 ,  G06F9/3017 ,  G06F9/3802 ,  G06F9/3806 ,  G06F9/3848 ,  G06F12/0862 ,  G06F2212/452

摘要： Disclosed is an apparatus and method to manage instruction cache prefetching from an instruction cache. A processor may comprise: a prefetch engine; a branch prediction engine to predict the outcome of a branch; and dynamic optimizer. The dynamic optimizer may be used to control: identifying common instruction cache misses and inserting a prefetch instruction from the prefetch engine to the instruction cache.

公开(公告)号：US20140019721A1

公开(公告)日：2014-01-16

申请号：US13995649

申请日：2011-12-29

申请人： Kyriakos A. Stavrou ,  Enric Gibert Codina ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Fernando Latorre ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles gimeno ,  Grigorios Magklis ,  Pedro Marcuello ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Georgios Tournavitis ,  Polychronis Xekalakis

发明人： Kyriakos A. Stavrou ,  Enric Gibert Codina ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Fernando Latorre ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles gimeno ,  Grigorios Magklis ,  Pedro Marcuello ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Georgios Tournavitis ,  Polychronis Xekalakis

IPC分类号： G06F9/38

CPC分类号： G06F9/3804 ,  G06F9/30047 ,  G06F9/3017 ,  G06F9/3802 ,  G06F9/3806 ,  G06F9/3848 ,  G06F12/0862 ,  G06F2212/452

摘要： Disclosed is an apparatus and method to manage instruction cache prefetching from an instruction cache. A processor may comprise: a prefetch engine; a branch prediction engine to predict the outcome of a branch; and dynamic optimizer. The dynamic optimizer may be used to control: indentifying common instruction cache misses and inserting a prefetch instruction from the prefetch engine to the instruction cache.

摘要翻译： 公开了一种用于从指令高速缓存管理指令高速缓存预取的装置和方法。 处理器可以包括：预取引擎; 预测分支结果的分支预测引擎; 和动态优化器。 动态优化器可用于控制：识别公共指令高速缓存未命中并将预取引擎的预取指令插入指令高速缓存。

公开(公告)号：US20130332705A1

公开(公告)日：2013-12-12

申请号：US13993054

申请日：2011-12-29

申请人： Raul Martinez ,  Enric Gibert Codina ,  Pedro Lopez ,  Marti Torrents Lapuerta ,  Polychronis Xekalakis ,  Georgios Tournavitis ,  Kyriakos A. Stavrou ,  Demos Pavlou ,  Daniel Ortega ,  Alejandro Martinez Vicente ,  Pedro Marcuello ,  Grigorios Magklis ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos Kotselidis ,  Fernando Latorre ,  Marc Lupon ,  Carlos Madriles

发明人： Raul Martinez ,  Enric Gibert Codina ,  Pedro Lopez ,  Marti Torrents Lapuerta ,  Polychronis Xekalakis ,  Georgios Tournavitis ,  Kyriakos A. Stavrou ,  Demos Pavlou ,  Daniel Ortega ,  Alejandro Martinez Vicente ,  Pedro Marcuello ,  Grigorios Magklis ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos Kotselidis ,  Fernando Latorre ,  Marc Lupon ,  Carlos Madriles

IPC分类号： G06F9/30

CPC分类号： G06F11/3037 ,  G06F11/3409 ,  G06F11/3466 ,  G06F12/0862 ,  G06F2201/86 ,  G06F2201/865 ,  G06F2201/88 ,  G06F2201/885

摘要： A combination of hardware and software collect profile data for asynchronous events, at code region granularity. An exemplary embodiment is directed to collecting metrics for prefetching events, which are asynchronous in nature. Instructions that belong to a code region are identified using one of several alternative techniques, causing a profile bit to be set for the instruction, as a marker. Each line of a data block that is prefetched is similarly marked. Events corresponding to the profile data being collected and resulting from instructions within the code region are then identified. Each time that one of the different types of events is identified, a corresponding counter is incremented. Following execution of the instructions within the code region, the profile data accumulated in the counters are collected, and the counters are reset for use with a new code region.

摘要翻译： 硬件和软件的组合以代码区域粒度收集用于异步事件的简档数据。 示例性实施例涉及收集在本质上是异步的预取事件的度量。 使用几种替代技术之一来标识属于代码区域的指令，使得为指令设置配置文件位作为标记。 预取数据块的每一行都被类似地标记。 然后识别与正在收集并且由代码区域内的指令产生的简档数据相对应的事件。 每次识别出不同类型的事件之一时，相应的计数器将被递增。 在代码区域中执行指令之后，收集在计数器中累积的简档数据，并且重置计数器以与新的代码区域一起使用。

公开(公告)号：US20130268735A1

公开(公告)日：2013-10-10

申请号：US13994686

申请日：2011-12-29

申请人： Enric Gibert Codina ,  Fernando Latorre ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Meyrem Hyuseinova ,  Christos E. Kotselidis ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles ,  Grigorios Magklis ,  Pedro Marcuello ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou ,  Georgios Tournavitis ,  Polychronis Xekalakis

发明人： Enric Gibert Codina ,  Fernando Latorre ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Meyrem Hyuseinova ,  Christos E. Kotselidis ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles ,  Grigorios Magklis ,  Pedro Marcuello ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou ,  Georgios Tournavitis ,  Polychronis Xekalakis

IPC分类号： G06F12/08

CPC分类号： G06F12/0815 ,  G06F2212/507

摘要： Techniques are described for providing an enhanced cache coherency protocol for a multi-core processor that includes a Speculative Request For Ownership Without Data (SRFOWD) for a portion of cache memory. With a SRFOWD, only an acknowledgement message may be provided as an answer to a requesting core. The contents of the affected cache line are not required to be a part of the answer. The enhanced cache coherency protocol may assure that a valid copy of the current cache line exists in case of misspeculation by the requesting core. Thus, an owner of the current copy of the cache line may maintain a copy of the old contents of the cache line. The old contents of the cache line may be discarded if speculation by the requesting core turns out to be correct. Otherwise, in case of misspeculation by the requesting core, the old contents of the cache line may be set back to a valid state.

摘要翻译： 描述了用于为多核处理器提供增强的高速缓存一致性协议的技术，所述多核处理器包括用于高速缓冲存储器的一部分的无数据的投机请求（SRFOWD）。 使用SRFOWD，可以仅提供确认消息作为请求内核的答案。 受影响的缓存行的内容不需要作为答案的一部分。 增强的高速缓存一致性协议可以确保在请求核心的错误配置的情况下存在当前高速缓存行的有效副本。 因此，高速缓存行的当前副本的所有者可以维护高速缓存行的旧内容的副本。 如果请求的核心的推测证明是正确的，则可以丢弃该高速缓存行的旧内容。 否则，在请求核心发生错误的情况下，可以将高速缓存行的旧内容设置回有效状态。

公开(公告)号：US10013326B2

公开(公告)日：2018-07-03

申请号：US13993054

申请日：2011-12-29

申请人： Raul Martinez ,  Enric Gibert Codina ,  Pedro Lopez ,  Marti Torrents Lapuerta ,  Polychronis Xekalakis ,  Georgios Tournavitis ,  Kyriakos A. Stavrou ,  Demos Pavlou ,  Daniel Ortega ,  Alejandro Martinez Vicente ,  Pedro Marcuello ,  Grigorios Magklis ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos Kotselidis ,  Fernando Latorre ,  Marc Lupon ,  Carlos Madriles

发明人： Raul Martinez ,  Enric Gibert Codina ,  Pedro Lopez ,  Marti Torrents Lapuerta ,  Polychronis Xekalakis ,  Georgios Tournavitis ,  Kyriakos A. Stavrou ,  Demos Pavlou ,  Daniel Ortega ,  Alejandro Martinez Vicente ,  Pedro Marcuello ,  Grigorios Magklis ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos Kotselidis ,  Fernando Latorre ,  Marc Lupon ,  Carlos Madriles

IPC分类号： G06F11/30 ,  G06F11/34 ,  G06F12/0862

CPC分类号： G06F11/3037 ,  G06F11/3409 ,  G06F11/3466 ,  G06F12/0862 ,  G06F2201/86 ,  G06F2201/865 ,  G06F2201/88 ,  G06F2201/885

摘要： A combination of hardware and software collect profile data for asynchronous events, at code region granularity. An exemplary embodiment is directed to collecting metrics for prefetching events, which are asynchronous in nature. Instructions that belong to a code region are identified using one of several alternative techniques, causing a profile bit to be set for the instruction, as a marker. Each line of a data block that is prefetched is similarly marked. Events corresponding to the profile data being collected and resulting from instructions within the code region are then identified. Each time that one of the different types of events is identified, a corresponding counter is incremented. Following execution of the instructions within the code region, the profile data accumulated in the counters are collected, and the counters are reset for use with a new code region.

公开(公告)号：US20140281434A1

公开(公告)日：2014-09-18

申请号：US13994193

申请日：2013-03-15

申请人： Carlos Madriles ,  Josep M. Codina ,  Christos E Kotselidis ,  Alejandro Martinez Vicente

发明人： Carlos Madriles ,  Josep M. Codina ,  Christos E Kotselidis ,  Alejandro Martinez Vicente

IPC分类号： G06F9/30

CPC分类号： G06F9/30076 ,  G06F8/443

摘要： A mechanism for generating a path profile is disclosed. A profiling module may insert profiling instructions into instruction blocks. The profiling instructions may generate a path identifier as a processor executes an execution path executes a sequence or path of instruction blocks). A path identifier module may add path identifiers to path identifier data, such as a table, and may track the number of times an execution path associated with the path identifier is executed. The profiling module may periodically copy and/or modify the path identifier data and may generate a path profile based on the path identifier data

摘要翻译： 公开了一种用于产生路径轮廓的机构。 分析模块可以将分析指令插入到指令块中。 当处理器执行执行路径执行指令块的序列或路径时，分析指令可以生成路径标识符）。 路径标识符模块可以将诸如表的路径标识符数据的路径标识符添加，并且可以跟踪执行与路径标识符相关联的执行路径的次数。 分析模块可以周期性地复制和/或修改路径标识符数据，并且可以基于路径标识符数据生成路径简档