利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

40 条记录 (耗时 0.026 秒)

    Method of forming an inverse T-gate FET transistor
    1.
    发明授权
    Method of forming an inverse T-gate FET transistor 失效
    形成逆T栅极FET晶体管的方法

    公开(公告)号：US5120668A

    公开(公告)日：1992-06-09

    申请号：US727992

    申请日：1991-07-10

    申请人： Louis L. Hsu ,  Seiki Ogura ,  Joseph F. Shepard ,  Paul J. Tsang

    发明人： Louis L. Hsu ,  Seiki Ogura ,  Joseph F. Shepard ,  Paul J. Tsang

    IPC分类号： H01L21/336 ,  H01L29/423 ,  H01L29/78

    CPC分类号： H01L29/66606 ,  H01L29/42376 ,  H01L29/7836

    摘要： A method of forming an LDD field effect transistor with an inverted "T"-gate structure in which consecutive, conformal layers of polysilicon, metal and nitride or oxide are deposited to fill the recess in a composite interconnect layer on top of a trench isolated region of a semiconductor substrate. These conformal layers successively decrease in thickness and are selectively etched in two steps to form a self-aligned inverted T structure. A first reactive ion etch (RIE) step preferentially etches the exposed outer polysilicon to a certain depth. During a second step RIE the polysilicon layer is completely etched down to the a gate oxide surface and the metal layer is preferentially etched so that subtends only the remaining nitride or oxide cap.

    Inverse T-gate FET transistor with lightly doped source and drain region
    2.
    发明授权
    Inverse T-gate FET transistor with lightly doped source and drain region 失效
    具有轻掺杂源极和漏极区域的反向T栅极FET晶体管

    公开(公告)号：US5241203A

    公开(公告)日：1993-08-31

    申请号：US824228

    申请日：1992-01-22

    申请人： Louis L. Hsu ,  Seiki Ogura ,  Joseph F. Shepard ,  Paul J. Tsang

    发明人： Louis L. Hsu ,  Seiki Ogura ,  Joseph F. Shepard ,  Paul J. Tsang

    IPC分类号： H01L21/336 ,  H01L29/423 ,  H01L29/78

    CPC分类号： H01L29/66606 ,  H01L29/42376 ,  H01L29/7836 ,  H01L2924/0002

    摘要： A lightly doped drain, field effect transistor with an inverted "T"-gate structure has a gate electrode disposed on a polysilicon pad in a stack opening. The inner edge of a lightly-doped source and drain region is aligned with the gate electrode and its outer edge is aligned with an edge of the polysilicon pad. The inner edge of a heavily-doped source and drain region is aligned with the edge of the edge of the polysilicon pad and its outer edge is aligned with the wall surface that forms the opening. The inner edge of a source and drain contact region is aligned with the wall and extends under the stack.

    摘要翻译： 具有反向“T” - 门结构的轻掺杂漏极场效应晶体管具有设置在堆叠开口中的多晶硅焊盘上的栅电极。 轻掺杂源极和漏极区域的内边缘与栅电极对准，并且其外边缘与多晶硅焊盘的边缘对准。 重掺杂源极和漏极区域的内边缘与多晶硅焊盘的边缘的边缘对准，并且其外边缘与形成开口的壁表面对准。 源极和漏极接触区域的内边缘与壁对准并在堆叠下方延伸。

    Method of forming integrated interconnect for very high density DRAMs
    3.
    发明授权
    Method of forming integrated interconnect for very high density DRAMs 失效
    形成非常高密度DRAM的集成互连的方法

    公开(公告)号：US5389559A

    公开(公告)日：1995-02-14

    申请号：US161763

    申请日：1993-12-02

    申请人： Chang-Ming Hsieh ,  Louis L. Hsu ,  Toshio Mii ,  Seiki Ogura ,  Joseph F. Shepard

    发明人： Chang-Ming Hsieh ,  Louis L. Hsu ,  Toshio Mii ,  Seiki Ogura ,  Joseph F. Shepard

    IPC分类号： H01L21/8242 ,  H01L27/108 ,  H01L21/70 ,  H01L27/00

    CPC分类号： H01L27/10861 ,  H01L27/10829

    摘要： A trench capacitor DRAM cell with Shallow Trench Isolation (STI), a self-aligned buried strap and the method of making the cell. A trench capacitor is defined in a substrate. The trench capacitor's polysilicon (poly) plate is recessed below the surface of the substrate and the trench sidewalls are exposed above the poly. A doped poly layer is deposited over the surface contacting both the sidewall and the trench capacitor's poly plate. Horizontal portions of the poly layer are removed either through chemmech polishing or Reactive Ion Etching (RIE). A shallow trench is formed, removing one formerly exposed trench sidewall and a portion of the trench capacitor's poly plate in order to isolate the DRAM cell from adjacent cells. The remaining poly strap, along the trench sidewall contacting the poly plate, is self aligned to contact the source of the DRAM Pass gate Field Effect Transistor (FET). After the shallow trench is filled with oxide, FET's are formed on the substrate, completing the cell. In an alternate embodiment, instead of recessing the poly plate, a shallow trench is formed spanning the entire width of the trench capacitor. The deposited polysilicon is selectively removed, having straps that strap the poly plate to the shallow trench sidewall.

    摘要翻译： 具有浅沟槽隔离（STI）的沟槽电容器DRAM单元，自对准掩埋带和制造电池的方法。 沟槽电容器限定在衬底中。 沟槽电容器的多晶硅（poly）板在衬底的表面下方凹入，并且沟槽侧壁暴露在聚合物上方。 在与侧壁和沟槽电容器的多晶硅板接触的表面上沉积掺杂的多晶硅层。 通过化学抛光或反应离子蚀刻（RIE）去除多层的水平部分。 形成浅沟槽，去除一个以前暴露的沟槽侧壁和沟槽电容器的多晶片的一部分，以便将DRAM单元与相邻单元隔离。 沿着与多晶硅板接触的沟槽侧壁的剩余多晶带自对准以接触DRAM通过栅极场效应晶体管（FET）的源极。 在浅沟槽充满氧化物之后，在衬底上形成FET，从而完成电池。 在替代实施例中，代替凹陷多晶硅，形成跨越沟槽电容器的整个宽度的浅沟槽。 选择性地去除沉积的多晶硅，具有将多晶板绑定到浅沟槽侧壁的带。

    DRAM cell having raised source, drain and isolation
    4.
    发明授权
    DRAM cell having raised source, drain and isolation 失效
    DRAM电池具有升高的源极，漏极和隔离

    公开(公告)号：US5369049A

    公开(公告)日：1994-11-29

    申请号：US169873

    申请日：1993-12-17

    申请人： Joyce E. Acocella ,  Louis L. Hsu ,  Seiki Ogura ,  Nivo Rovedo ,  Joseph F. Shepard

    发明人： Joyce E. Acocella ,  Louis L. Hsu ,  Seiki Ogura ,  Nivo Rovedo ,  Joseph F. Shepard

    IPC分类号： H01L27/108 ,  H01L27/00 ,  H01L21/70

    CPC分类号： H01L27/10829

    摘要： A method of forming a MOS DRAM cell having a trench capacitor in which the strap connection to the trench capacitor, the source, drain, and isolation are all raised above the surface of the single crystal silicon includes the steps of forming the trench capacitors, depositing a blanket gate stack including the gate oxide and a set of gate layers, and then depositing isolation members in apertures etched in the gate stack using the gate oxide as an etch stop. The same sidewalls that are used to form an LDD source and drain form a self-aligned aperture for a surface strap that insulates the strap from misaligned portions of the gate stack.

    摘要翻译： 一种形成具有沟槽电容器的MOS DRAM单元的方法，其中与沟槽电容器的带连接，源极，漏极和隔离都在单晶硅的表面上方升高，包括以下步骤：形成沟槽电容器， 包括栅极氧化物和一组栅极层的覆盖栅极堆叠，然后使用栅极氧化物作为蚀刻停止层，在隔离栅堆叠中蚀刻的孔中沉积隔离元件。 用于形成LDD源和漏极的相同侧壁形成用于将带与栅堆叠的未对准部分绝缘的表面带的自对准孔。

    Isolation structure using liquid phase oxide deposition
    6.
    发明授权
    Isolation structure using liquid phase oxide deposition 失效
    使用液相氧化物沉积的隔离结构

    公开(公告)号：US5516721A

    公开(公告)日：1996-05-14

    申请号：US393599

    申请日：1995-02-23

    申请人： Carol Galli ,  Louis L. Hsu ,  Seiki Ogura ,  Joseph F. Shepard

    发明人： Carol Galli ,  Louis L. Hsu ,  Seiki Ogura ,  Joseph F. Shepard

    IPC分类号： H01L21/76 ,  H01L21/316 ,  H01L21/762 ,  H01L27/08 ,  H01L29/00

    CPC分类号： H01L21/76224 ,  H01L21/02164 ,  H01L21/02282

    摘要： A shallow trench isolation structure is formed by a process having a reduced number of steps and thermal budget by filling trenches by liquid phase deposition of an insulating semiconductor oxide and heat treating the deposit to form a layer of high quality thermal oxide at an interface between the deposited oxide and the body of semiconductor material (e.g. substrate) into which the trench extends. This process yields an isolation structure with reduced stress and reduced tendency to develop charge leakage. The structure can be readily and easily planarized, particularly if a polish-stop layer is applied over the body of semiconductor material and voids and contamination of the deposited oxide are substantially eliminated by self-aligned deposition above the trench in the volume of apertures on a resist used to form the trench.

    摘要翻译： 浅沟槽隔离结构通过具有减少步数和热量预算的工艺形成，通过用绝缘半导体氧化物的液相沉积填充沟槽并热处理沉积物以在层间的界面处形成高质量的热氧化物层 沉积的氧化物和沟槽延伸到其中的半导体材料（例如衬底）的主体。 该方法产生具有减小的应力和降低电荷泄漏倾向的隔离结构。 该结构可以容易且容易地平坦化，特别是如果抛光停止层施加在半导体材料的主体上并且空隙和沉积的氧化物的污染基本上通过在孔的体积上的沟槽上的自对准沉积而被消除 抗蚀剂用于形成沟槽。

    Method for forming a DRAM trench cell capacitor having a strap connection
    7.
    发明授权
    Method for forming a DRAM trench cell capacitor having a strap connection 失效
    用于形成具有带连接的DRAM沟槽电池电容器的方法

    公开(公告)号：US5384277A

    公开(公告)日：1995-01-24

    申请号：US169875

    申请日：1993-12-17

    申请人： Louis L. Hsu ,  Toshio Mii ,  Joseph F. Shepard ,  Seiki Ogura

    发明人： Louis L. Hsu ,  Toshio Mii ,  Joseph F. Shepard ,  Seiki Ogura

    IPC分类号： H01L21/285 ,  H01L27/108 ,  H01L21/70 ,  H01L27/00

    CPC分类号： H01L21/28525 ,  H01L27/10829

    摘要： A method of forming a MOS DRAM cell having a trench capacitor in which the strap connection to the trench capacitor, the source, drain, and isolation are all raised above the surface of the single crystal silicon includes the steps of forming the trench capacitors, depositing a blanket gate stack including the gate oxide and a set of gate layers, and then depositing isolation members in apertures etched in the gate stack using the gate oxide as an etch stop. The same sidewalls that are used to form an LDD source and drain combine with nitride sidewalls on a gate contact aperture to separate a gate contact from source and drain contacts.

    摘要翻译： 一种形成具有沟槽电容器的MOS DRAM单元的方法，其中与沟槽电容器的带连接，源极，漏极和隔离都在单晶硅的表面上方升高，包括以下步骤：形成沟槽电容器， 包括栅极氧化物和一组栅极层的覆盖栅极堆叠，然后使用栅极氧化物作为蚀刻停止层，在隔离栅堆叠中蚀刻的孔中沉积隔离元件。 用于形成LDD源极和漏极的相同侧壁与栅极接触孔上的氮化物侧壁结合，以将栅极接触与源极和漏极接触分开。

    Formation of bit lines for ram device
    8.
    发明授权
    Formation of bit lines for ram device 失效
    形成柱塞装置的位线

    公开(公告)号：US4403394A

    公开(公告)日：1983-09-13

    申请号：US217371

    申请日：1980-12-17

    申请人： Joseph F. Shepard ,  Paul J. Tsang

    发明人： Joseph F. Shepard ,  Paul J. Tsang

    IPC分类号： H01L27/10 ,  H01L21/28 ,  H01L21/768 ,  H01L21/82 ,  H01L21/8242 ,  H01L23/532 ,  H01L27/108 ,  H01L29/78 ,  H01L21/22

    CPC分类号： H01L21/76889 ,  H01L23/53271 ,  H01L2924/0002 ,  Y10S438/98

    摘要： A conductor bit line for a dynamic random access memory (RAM) structure is formed of a material selected from the group consisting of polycrystalline silicon and a metal silicide, polycrystalline silicon and a conductive metal, and polycrystalline silicon, a metal silicide, and a conductive metal with the polycrystalline silicon contacting at least a portion of the drain region of the field effect transistor of each of a plurality of cells of the RAM structure via a self-aligned contact. When the selected material is polycrystalline silicon and a metal silicide, the conductor bit line is continuous. When the selected material is polycrystalline silicon and a conductive metal or polycrystalline silicon, a metal silicide, and a conductive metal, the polycrystalline silicon contacts with each of the drain regions while the conductive metal connects the polycrystalline silicon overlying adjacent drain regions when the selected material is polycrystalline silicon and a conductive metal and connects the metal silicide on the polycrystalline silicon overlying adjacent drain regions when the selected material is polycrystalline silicon, a metal silicide, and a conductive metal.

    摘要翻译： 用于动态随机存取存储器（RAM）结构的导体位线由选自多晶硅和金属硅化物，多晶硅和导电金属的组中的材料形成，多晶硅，金属硅化物和导电 金属与多晶硅经由自对准接触接触RAM结构的多个单元中的每一个的场效应晶体管的漏极区域的至少一部分。 当所选择的材料是多晶硅和金属硅化物时，导体位线是连续的。 当所选择的材料是多晶硅和导电金属或多晶硅，金属硅化物和导电金属时，多晶硅与每个漏极区接触，而当所选材料的导电金属连接覆盖相邻漏极区的多晶硅时 是多晶硅和导电金属，并且当所选择的材料是多晶硅，金属硅化物和导电金属时，将覆盖在相邻漏极区域上的多晶硅上的金属硅化物连接。

    Method for making self-aligned lateral bipolar transistors
    9.
    发明授权
    Method for making self-aligned lateral bipolar transistors 失效
    制造自对准侧向双极晶体管的方法

    公开(公告)号：US4551906A

    公开(公告)日：1985-11-12

    申请号：US560629

    申请日：1983-12-12

    申请人： Seiki Ogura ,  Jacob Riseman ,  Nivo Rovedo ,  Joseph F. Shepard

    发明人： Seiki Ogura ,  Jacob Riseman ,  Nivo Rovedo ,  Joseph F. Shepard

    IPC分类号： H01L21/8222 ,  H01L21/28 ,  H01L21/331 ,  H01L21/336 ,  H01L27/06 ,  H01L27/082 ,  H01L29/73 ,  H01L21/265 ,  H01L21/225

    CPC分类号： H01L29/6625 ,  H01L29/66272 ,  H01L29/66606

    摘要： A semiconductor body having surface regions thereof isolated from other such regions by a pattern of dielectric isolation is provided. At least two narrow widths PN junction regions are located within at least one of the surface regions. Each PN junction has a width dimension substantially that of its electrical contact. Substantially vertical conformal conductive layers electrically ohmic contact each of the PN junction regions. The PN junction regions are the emitter and collector regions for a lateral bipolar transistor. A base PN junction region of an opposite conductivity is located between and contiguous to the emitter and the collector junctions. Substantially horizontal conductive layers are in electrical contact with an edge of each of the vertical conductive layers and separated from the surface regions by a first electrical insulating layer. A second insulating layer covers the conformal conductive layers. The horizontal conductive layer is patterned so as to have electrically separated conductive lines from one another. A third electrical insulating layer is located over the patterned horizontal conductive layers. An electrical contact is made to each of the horizontal conductive layers through an opening in the third electrical insulating layer which effectively makes contacts to the emitter and collector regions through the patterned horizontal conductive layers and the vertical conductive layers. An ohmic contact is made to the base region which is separated from the vertical conductive layers by the second insulating layer.

    摘要翻译： 提供了具有通过介电隔离图案与其它这样的区域隔离的表面区域的半导体本体。 至少两个窄宽度PN结区域位于至少一个表面区域内。 每个PN结的宽度尺寸基本上是其电接触点。 基本上垂直的保形导电层电阻接触每个PN结区域。 PN结区域是用于横向双极晶体管的发射极和集电极区域。 具有相反电导率的基极PN结区域位于发射极和集电极结之间并且邻近发射极和集电极结。 基本上水平的导电层与每个垂直导电层的边缘电接触并且通过第一电绝缘层与表面区域分离。 第二绝缘层覆盖保形导电层。 将水平导电层图案化成具有彼此分离的导电线。 第三电绝缘层位于图案化的水平导电层上。 通过第三电绝缘层中的开口对每个水平导电层进行电接触，其有效地通过图案化的水平导电层和垂直导电层与发射极和集电极区域接触。 与通过第二绝缘层与垂直导电层分离的基极区域进行欧姆接触。