-
公开(公告)号：US07582929B2
公开(公告)日：2009-09-01
申请号：US11188999
申请日：2005-07-25
IPC分类号： H01L29/94
CPC分类号： H01L29/7887 , B82Y10/00 , H01L21/28273 , H01L27/115 , H01L27/11556 , H01L29/42328 , H01L29/42332 , H01L29/42336 , H01L29/66825
摘要： An electronic device can include discontinuous storage elements that lie within a trench. In one embodiment, the electronic device can include a substrate having a trench that includes a wall and a bottom. The electronic device can also include a portion of discontinuous storage elements that lie within the trench. The electronic device can also include a first gate electrode, wherein at least one discontinuous storage element lies along the wall of the trench at an elevation between and upper surface of the first gate electrode and a primary surface of the substrate. The electronic device can also include a second gate electrode overlying the first gate electrode and the primary surface of the substrate. In another embodiment, a conductive line can be electrically connected to one or more rows or columns of memory cells, and another conductive line can be more rows or more columns of memory cells.
摘要翻译： 电子设备可以包括位于沟槽内的不连续存储元件。 在一个实施例中，电子设备可以包括具有包括壁和底部的沟槽的衬底。 电子设备还可以包括位于沟槽内的不连续存储元件的一部分。 电子器件还可以包括第一栅电极，其中至少一个不连续存储元件沿着沟槽的壁位于第一栅电极的上表面和衬底的主表面之间的高度处。 电子器件还可以包括覆盖在第一栅电极和衬底的主表面上的第二栅电极。 在另一个实施例中，导线可以电连接到一个或多个存储单元的行或列，而另一个导线可以是更多行或更多列的存储单元。
-
2.发明授权Process for forming an electronic device including discontinuous storage elements 失效用于形成包括不连续存储元件的电子设备的方法公开(公告)号：US07619275B2
公开(公告)日：2009-11-17
申请号：US11188935
申请日：2005-07-25
IPC分类号： H01L21/336
CPC分类号： H01L27/115 , B82Y10/00 , G11C16/0475 , H01L21/7624 , H01L27/11519 , H01L27/11556 , H01L29/42328 , H01L29/42332 , H01L29/42336
摘要： A process for forming an electronic device can include forming a trench within a substrate, wherein the trench includes a wall and a bottom. The process can also include including forming a portion of discontinuous storage elements that lie within the trench, and forming a first gate electrode within the trench after forming the discontinuous storage elements. At least one discontinuous storage element lies along the wall of the trench at an elevation between an upper surface of the first gate electrode and a primary surface of the substrate. The process can also include forming a second gate electrode overlying the first gate electrode and the primary surface of the substrate.
摘要翻译： 用于形成电子器件的方法可以包括在衬底内形成沟槽，其中沟槽包括壁和底部。 该方法还可以包括形成位于沟槽内的不连续存储元件的一部分，以及在形成不连续存储元件之后在沟槽内形成第一栅电极。 至少一个不连续的存储元件位于第一栅电极的上表面和衬底的主表面之间的海拔处的沟槽的壁处。 该工艺还可以包括形成覆盖在第一栅电极和衬底的主表面上的第二栅电极。
-
3.发明授权Back-gated semiconductor device with a storage layer and methods for forming thereof 有权具有存储层的后门控半导体器件及其形成方法公开(公告)号：US07679125B2
公开(公告)日：2010-03-16
申请号：US11300077
申请日：2005-12-14
IPC分类号： H01L29/76
CPC分类号： H01L21/28273 , B82Y10/00 , H01L21/28282 , H01L21/84 , H01L27/1203 , H01L29/66825 , H01L29/66833 , H01L29/7887 , H01L29/7923
摘要： A method of making a semiconductor device includes providing a first wafer and providing a second wafer having a first side and a second side, the second wafer including a semiconductor substrate, a storage layer, and a layer of gate material. The storage layer may be located between the semiconductor structure and the layer of the gate material and the storage layer may be located closer to the first side of the second wafer than the semiconductor structure. The method further includes boding the first side of the second wafer to the first wafer. The method further includes removing a first portion of the semiconductor structure to leave a layer of the semiconductor structure after the bonding. The method further includes forming a transistor having a channel region, wherein at least a portion of the channel region is formed from the layer of the semiconductor structure.
摘要翻译： 制造半导体器件的方法包括提供第一晶片并提供具有第一侧和第二侧的第二晶片，所述第二晶片包括半导体衬底，存储层和栅极材料层。 存储层可以位于半导体结构和栅极材料层之间，并且存储层可以比半导体结构更靠近第二晶片的第一侧。 该方法还包括将第二晶片的第一侧布置到第一晶片。 该方法还包括去除半导体结构的第一部分以在结合之后留下半导体结构层。 该方法还包括形成具有沟道区的晶体管，其中沟道区的至少一部分由半导体结构的层形成。
-
公开(公告)号：US07205608B2
公开(公告)日：2007-04-17
申请号：US11188910
申请日：2005-07-25
IPC分类号： H01L29/76 , H01L21/336
CPC分类号： H01L29/7887 , B82Y10/00 , G11C16/0475 , H01L21/28273 , H01L27/115 , H01L27/11556 , H01L29/42328 , H01L29/42332 , H01L29/42336 , H01L29/66825 , Y10S977/707 , Y10S977/712
摘要： An electronic device can include a substrate having a trench that includes a wall and a bottom. The electronic device can also include a first set of discontinuous storage elements that overlie a primary surface of the substrate and a second set of discontinuous storage elements that lie within the trench. The electronic device can also include a first gate electrode, wherein substantially none of the discontinuous storage elements lies along the wall of the trench at an elevation between and upper surface of the first gate electrode and the primary surface of the substrate. The electronic device can also include a second gate electrode overlying the first gate electrode and the primary surface. In another embodiment, a conductive line can be electrically connected to one or more rows or columns of memory cells, and another conductive line can be more rows or more columns of memory cells.
摘要翻译： 电子设备可以包括具有包括壁和底部的沟槽的衬底。 电子设备还可以包括覆盖在衬底的主表面上的第一组不连续存储元件和位于沟槽内的第二组不连续存储元件。 电子器件还可以包括第一栅电极，其中在第一栅电极和衬底的主表面之间的上表面和第一栅极电极的上表面之间基本上不存在不连续的存储元件沿着沟槽的壁。 电子器件还可以包括覆盖第一栅电极和主表面的第二栅电极。 在另一个实施例中，导线可以电连接到一个或多个存储单元的行或列，而另一个导线可以是更多行或更多列的存储单元。
-
5.发明授权公开(公告)号：US07285819B2
公开(公告)日：2007-10-23
申请号：US11188582
申请日：2005-07-25
IPC分类号： H01L29/788
CPC分类号： H01L29/7887 , B82Y10/00 , H01L21/28273 , H01L27/115 , H01L29/4232 , H01L29/42332 , H01L29/42336 , H01L29/66825 , H01L29/7923
摘要： An array of storage cells include a first source/drain region underlying a first trench defined in a semiconductor substrate and a second source/drain region underlying a second trench in the substrate. A charge storage stack lines each of the trenches where the charge storage stack includes a layer of discontinuous storage elements (DSEs). A control gate overlies the first trench. The control gate may run perpendicular to the trenches and traverse the first and second trenches. In another implementation, the control gate runs parallel with the trenches. The storage cell may include one or more diffusion regions occupying an upper surface of the substrate between the first and second trenches. The diffusion region may reside between first and second control gates that are parallel to the trenches. Alternatively, a pair of diffusion regions may occur on either side of a control gate that is perpendicular to the trenches.
-
公开(公告)号：US20070020820A1
公开(公告)日：2007-01-25
申请号：US11188909
申请日：2005-07-25
IPC分类号： H01L21/8232
CPC分类号： H01L27/115 , B82Y10/00 , G11C16/0475 , H01L27/11519 , H01L27/11556 , H01L29/42328 , H01L29/42332 , H01L29/42336 , H01L29/7885 , Y10S977/707 , Y10S977/712
摘要： A process for forming an electronic device can include forming a first set of discontinuous storage elements over a primary surface of a substrate and forming a trench within the substrate. The process can also include forming a second set of discontinuous storage elements within the trench. The process can further include forming a first gate electrode within the trench, wherein a discontinuous storage element lies between the first gate electrode and a wall of the trench. The process can still further include removing a part of the second set of discontinuous storage elements and forming a second gate electrode over the first gate electrode. After forming the second gate electrode, substantially none of the second set of discontinuous storage elements lies along the wall of the trench at an elevation between an upper surface of the first gate electrode and the primary surface of the substrate.
-
公开(公告)号：US20070018240A1
公开(公告)日：2007-01-25
申请号：US11188910
申请日：2005-07-25
IPC分类号： H01L29/94
CPC分类号： H01L29/7887 , B82Y10/00 , G11C16/0475 , H01L21/28273 , H01L27/115 , H01L27/11556 , H01L29/42328 , H01L29/42332 , H01L29/42336 , H01L29/66825 , Y10S977/707 , Y10S977/712
摘要： An electronic device can include a substrate having a trench that includes a wall and a bottom. The electronic device can also include a first set of discontinuous storage elements that overlie a primary surface of the substrate and a second set of discontinuous storage elements that lie within the trench. The electronic device can also include a first gate electrode, wherein substantially none of the discontinuous storage elements lies along the wall of the trench at an elevation between and upper surface of the first gate electrode and the primary surface of the substrate. The electronic device can also include a second gate electrode overlying the first gate electrode and the primary surface. In another embodiment, a conductive line can be electrically connected to one or more rows or columns of memory cells, and another conductive line can be more rows or more columns of memory cells.
-
8.发明授权Method of fabricating a nonvolatile storage array with continuous control gate employing hot carrier injection programming 有权使用热载流子注入编程的连续控制栅极制造非易失性存储阵列的方法公开(公告)号：US07314798B2
公开(公告)日：2008-01-01
申请号：US11188583
申请日：2005-07-25
IPC分类号： H01L21/336
CPC分类号： H01L29/7887 , B82Y10/00 , H01L27/115 , H01L27/11519 , H01L27/11556 , H01L27/11568 , H01L29/42332 , H01L29/42336 , H01L29/42348 , H01L29/42352 , H01L29/7923 , H01L29/7926
摘要： A method of making an array of storage cells includes a first source/drain region underlying a first trench defined in a semiconductor substrate and a second source/drain region underlying a second trench in the substrate. A charge storage stack lines each of the trenches where the charge storage stack includes a layer of discontinuous storage elements (DSEs). A control gate overlies the first trench. The control gate may run perpendicular to the trenches and traverse the first and second trenches. In another implementation, the control gate runs parallel with the trenches. The storage cell may include one or more diffusion regions occupying an upper surface of the substrate between the first and second trenches. The diffusion region may reside between first and second control gates that are parallel to the trenches. Alternatively, a pair of diffusion regions may occur on either side of a control gate that is perpendicular to the trenches.
摘要翻译： 制造存储单元阵列的方法包括在半导体衬底中限定的第一沟槽下面的第一源极/漏极区域和在衬底中的第二沟槽下面的第二源极/漏极区域。 电荷存储堆叠线路中的每个沟槽，其中电荷存储堆叠包括不连续存储元件（DSE）层。 控制门覆盖在第一沟槽上。 控制栅极可以垂直于沟槽延伸并穿过第一和第二沟槽。 在另一实现中，控制栅极与沟槽平行地延伸。 存储单元可以包括占据第一和第二沟槽之间的衬底的上表面的一个或多个扩散区域。 扩散区域可以驻留在平行于沟槽的第一和第二控制栅极之间。 或者，一对扩散区域可以发生在垂直于沟槽的控制栅极的任一侧上。
-
9.发明授权Process for forming an electronic device including discontinuous storage elements 有权用于形成包括不连续存储元件的电子设备的方法公开(公告)号：US07226840B2
公开(公告)日：2007-06-05
申请号：US11188909
申请日：2005-07-25
IPC分类号： H01L21/336 , H01L29/76
CPC分类号： H01L27/115 , B82Y10/00 , G11C16/0475 , H01L27/11519 , H01L27/11556 , H01L29/42328 , H01L29/42332 , H01L29/42336 , H01L29/7885 , Y10S977/707 , Y10S977/712
摘要： A process for forming an electronic device can include forming a first set of discontinuous storage elements over a primary surface of a substrate and forming a trench within the substrate. The process can also include forming a second set of discontinuous storage elements within the trench. The process can further include forming a first gate electrode within the trench, wherein a discontinuous storage element lies between the first gate electrode and a wall of the trench. The process can still further include removing a part of the second set of discontinuous storage elements and forming a second gate electrode over the first gate electrode. After forming the second gate electrode, substantially none of the second set of discontinuous storage elements lies along the wall of the trench at an elevation between an upper surface of the first gate electrode and the primary surface of the substrate.
摘要翻译： 用于形成电子器件的工艺可以包括在衬底的主表面上形成第一组不连续存储元件，并在衬底内形成沟槽。 该工艺还可以包括在沟槽内形成第二组不连续的存储元件。 该工艺还可以包括在沟槽内形成第一栅电极，其中不连续存储元件位于第一栅电极和沟槽的壁之间。 该方法还可以进一步包括去除第二组不连续存储元件的一部分并在第一栅电极上形成第二栅电极。 在形成第二栅极电极之后，在第一栅电极的上表面和基板的主表面之间的高度处，基本上没有第二组不连续存储元件不沿着沟槽的壁放置。
-
10.发明授权Programming and erasing structure for a floating gate memory cell and method of making 有权浮动存储单元的编程和擦除结构及其制作方法公开(公告)号：US07094645B2
公开(公告)日：2006-08-22
申请号：US10944239
申请日：2004-09-17
IPC分类号： H01L21/8247
CPC分类号： H01L27/11521 , H01L21/28273 , H01L27/115 , H01L29/42324
摘要： A floating gate memory cell has a floating gate in which there are two adjacent floating gate layers. The top layer is made to have a contour while leaving the lower layer substantially unchanged. An interlevel dielectric and a control gate follow the contour of the floating gate to increase capacitance between the control gate and the floating gate. The two layers of the floating gate can be polysilicon in which the top layer has the contour formed therein by use of a sacrificial layer. The sacrificial layer is formed over the bottom polysilicon layer and etched. The top polysilicon layer is formed over the sacrificial layer. Subsequent processing of the top polysilicon layer exposes the remaining portion of the sacrificial layer so it can be removed; leaving the contour in the top polysilicon layer for the interlevel dielectric and the control gate.
摘要翻译： 浮动栅极存储单元具有浮置栅极，其中存在两个相邻的浮置栅极层。 顶层制成具有轮廓，同时使下层基本上保持不变。 一个层间电介质和一个控制栅极跟随着浮栅的轮廓，以增加控制栅和浮栅之间的电容。 浮栅的两层可以是多晶硅，其中顶层具有通过使用牺牲层形成在其中的轮廓。 牺牲层形成在底部多晶硅层上并被蚀刻。 顶部多晶硅层形成在牺牲层上。 顶部多晶硅层的后续处理暴露了牺牲层的剩余部分，使得其可以被去除; 将轮廓留在层间电介质和控制栅极的顶部多晶硅层中。
-
-
-
-
-
-
-
-
-
搜索结果
45 条记录 (耗时 0.029 秒)
