-
公开(公告)号:US11809311B2
公开(公告)日:2023-11-07
申请号:US17397393
申请日:2021-08-09
Applicant: Micron Technology, Inc.
Inventor: David Aaron Palmer , Christian M. Gyllenskog , Jonathan Scott Parry , Stephen Hanna
CPC classification number: G06F12/0246 , G06F3/0629 , G06F12/0253 , G06F12/0292
Abstract: Devices and techniques are disclosed herein for allowing host-based maintenance of a flash memory device. In certain examples, memory write information can be encrypted at the memory device and provided to the host for updating and maintaining memory device maintenance statistics.
-
公开(公告)号:US20230134996A1
公开(公告)日:2023-05-04
申请号:US17958915
申请日:2022-10-03
Applicant: Micron Technology, Inc.
Inventor: George Pax , Jonathan Scott Parry
IPC: G06F3/06 , G06F12/02 , G11C5/04 , G11C7/22 , G11C16/32 , G06F11/10 , G11C29/00 , G11C11/00 , G11C5/14 , G11C7/10 , G11C8/00 , G11C29/52
Abstract: Apparatus and methods are provided for operating a non-volatile memory module. In an example, a method can include filling a first plurality of pages of a first non-volatile memory with first data from a first data lane that includes a first volatile memory device, and filling a second plurality of pages of the first non-volatile memory device with second data from a second data lane that includes a second volatile memory device. In certain examples, the first plurality of pages does not include data from the second data lane.
-
公开(公告)号:US20220327014A1
公开(公告)日:2022-10-13
申请号:US17853337
申请日:2022-06-29
Applicant: Micron Technology, Inc.
Inventor: Jonathan Scott Parry , Nadav Grosz
IPC: G06F11/07 , G06F9/445 , G06F1/3287 , G06F1/3225 , G06F1/3228 , G06F1/3237
Abstract: Apparatus and methods are disclosed, including determining whether firmware has been successfully loaded and whether the firmware version is valid and operable, and if the firmware has not been successfully loaded or the firmware is not valid and operable, tracking a number of unsuccessful attempts to load the firmware or an elapsed time for unsuccessful attempts to load the firmware, and entering a memory device into a reduced-power state if either the number of unsuccessful attempts or the elapsed time has reached a programmable threshold.
-
公开(公告)号:US20220027269A1
公开(公告)日:2022-01-27
申请号:US17493431
申请日:2021-10-04
Applicant: Micron Technology, Inc.
Inventor: Jonathan Scott Parry , Nadav Grosz
IPC: G06F12/0804 , G06F3/06 , G06F12/02 , G06F12/10
Abstract: Devices and techniques for logical-to-physical (L2P) map (e.g., table) synchronization in a managed memory device are described herein. For example, plaintext portion of an L2P map may he updated in a managed memory device. In response to updating the plaintext portion of the L2P map, the updated portion can be obfuscated to create an obfuscated version of the updated portion of the L2P map. Both the updated portion and the obfuscated version of the updated portion can be saved in storage of the memory device. When a request from a host for the updated portion of the L2P map is received, the memory device can provide the obfuscated version of the portion from the storage.
-
公开(公告)号:US11226894B2
公开(公告)日:2022-01-18
申请号:US16230313
申请日:2018-12-21
Applicant: Micron Technology, Inc.
Inventor: David Aaron Palmer , Christian M. Gyllenskog , Jonathan Scott Parry , Stephen Hanna
Abstract: Devices and techniques are disclosed herein for allowing host-based maintenance of a flash memory device. In certain examples, memory write information can be encrypted at the memory device and provided to the host for updating and maintaining memory device maintenance statistics.
-
公开(公告)号:US20210349658A1
公开(公告)日:2021-11-11
申请号:US17210008
申请日:2021-03-23
Applicant: Micron Technology, Inc.
Inventor: George Pax , Jonathan Scott Parry
IPC: G06F3/06 , G06F12/02 , G11C5/04 , G11C7/22 , G11C16/32 , G06F11/10 , G11C29/00 , G11C11/00 , G11C5/14 , G11C7/10 , G11C8/00 , G11C29/52
Abstract: Apparatus and methods are provided for operating a non-volatile memory module. In an example, a method can include filling a first plurality of pages of a first non-volatile memory with first data from a first data lane that includes a first volatile memory device, and filling a second plurality of pages of the first non-volatile memory device with second data from a second data lane that includes a second volatile memory device. In certain examples, the first plurality of pages does not include data from the second data lane.
-
公开(公告)号:US11138108B2
公开(公告)日:2021-10-05
申请号:US16548107
申请日:2019-08-22
Applicant: Micron Technology, Inc.
Inventor: Jonathan Scott Parry , Nadav Grosz
IPC: G06F12/14 , G06F12/0804 , G06F3/06 , G06F12/02 , G06F12/10
Abstract: Devices and techniques for logical-to-physical (L2P) map (e.g., table) synchronization in a managed memory device are described herein. For example, a plaintext portion of an L2P map may be updated in a managed memory device. In response to updating the plaintext portion of the L2P map, the updated portion can be obfuscated to create an obfuscated version of the updated portion of the L2P map. Both the updated portion and the obfuscated version of the updated portion can be saved in storage of the memory device. When a request from a host for the updated portion of the L2P map is received, the memory device can provide the obfuscated version of the portion from the storage.
-
公开(公告)号:US20210109666A1
公开(公告)日:2021-04-15
申请号:US17129087
申请日:2020-12-21
Applicant: Micron Technology, Inc.
Inventor: David Aaron Palmer , Sean L. Manion , Jonathan Scott Parry , Stephen Hanna , Qing Liang , Nadav Grosz , Christian M. Gyllenskog , Kulachet Tanpairoj
Abstract: Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a first logical-to-physical (L2P) mapping table entry for the first portion of the memory array designated for a first usage, and a second granularity of a second L2P mapping table entry for the second portion of the memory array designated for a second usage, where the second granularity is not equal to the first granularity. The memory controller stores the first granularity and the second granularity in the memory array, and stores at least a portion of the first L2P mapping table entry and the second L2P mapping table entry in an L2P cache of the memory controller.
-
公开(公告)号:US10963184B2
公开(公告)日:2021-03-30
申请号:US16518541
申请日:2019-07-22
Applicant: Micron Technology, Inc.
Inventor: George Pax , Jonathan Scott Parry
IPC: G06F11/00 , G06F3/06 , G06F12/02 , G11C5/04 , G11C7/22 , G11C16/32 , G06F11/10 , G11C29/00 , G11C11/00 , G11C5/14 , G11C7/10 , G11C8/00 , G11C29/52 , G11C29/04
Abstract: Techniques for a non-volatile memory module are provided. In an example, an apparatus can include a first memory device comprising a first type of memory media, a second memory device comprising a second type of memory media, and a controller. The controller can transfer data from the first memory device to the second memory device based at least in part on loss of system power to the apparatus while operating on power provided by a backup power source, restore the data from the second memory device to the first memory device based at least in part on the system power to the apparatus being re-established, identity chip failure of the second memory device, the chip failure based at least in part on restoring the data from the second memory device to the first memory device, and operate the apparatus based at least in part on the chip failure identified.
-
公开(公告)号:US11941268B2
公开(公告)日:2024-03-26
申请号:US17666258
申请日:2022-02-07
Applicant: Micron Technology, Inc.
Inventor: Giuseppe Cariello , Jonathan Scott Parry
IPC: G06F3/06
CPC classification number: G06F3/0634 , G06F3/0604 , G06F3/0653 , G06F3/0659 , G06F3/0679
Abstract: Systems and methods are disclosed comprising receiving a request for a descriptor of a storage system, sending the descriptor to the host including an indication that a component of the storage device is in a restricted operation mode, wherein the host device utilizes the indication to determine a boot mode of the host device.
-
-
-
-
-
-
-
-
-