-
公开(公告)号：US20250117209A1
公开(公告)日：2025-04-10
申请号：US18774768
申请日：2024-07-16
Applicant: Micron Technology, Inc.
Inventor： Niccolò Izzo , Alessandro Orlando , Danilo Caraccio
Abstract: Methods, systems, and devices related to firmware validation for firmware updates are disclosed. A controller can, in association with a firmware update of a memory module: determine whether first security information and first customer information of a manifest of a firmware package are valid using second security information and second customer information, respectively, stored by a non-volatile memory device of the memory module; determine whether a first public key of a first image of the firmware package is valid using a second public key of the manifest corresponding to the first image and associated with the first security information and the first customer information; and determine whether a third public key of a second image of the firmware package is valid using a fourth public key of the manifest corresponding to the second image and associated with the first security information and the first customer information.
-
公开(公告)号：US12216525B2
公开(公告)日：2025-02-04
申请号：US18137895
申请日：2023-04-21
Applicant: Micron Technology, Inc.
Inventor： Luca Porzio , Alessandro Orlando , Danilo Caraccio , Roberto Izzi
Abstract: Methods, systems, and devices for detecting page fault traffic are described. A memory device may execute a self-learning algorithm to determine a priority size for read requests, such as a maximum readahead window size or other size related to page faults in a memory system. The memory device may determine the priority size based at least in part on by tracking how many read requests are received for different sizes of sets of data. Once the priority size is determined, the memory device may detect subsequent read requests for sets of data having the priority size, and the memory device may prioritize or other optimize the execution of such read requests.
-
公开(公告)号：US20230290427A1
公开(公告)日：2023-09-14
申请号：US18120086
申请日：2023-03-10
Applicant: Micron Technology, Inc.
Inventor： Danilo Caraccio , Daniele Balluchi , Niccolò Izzo , Alessandro Orlando
CPC classification number: G11C29/56016 , G06F21/445
Abstract: A controller can be configured to enable a host to control media testing on a memory device. The interface between the host and the memory can be abstract, such that the host does not have direct control over the memory. Instead, the controller can provide translation between a host protocol, such as compute express link (CXL), and a memory protocol, such as a protocol to control a dual data rate (DDR) interface. The controller can enable media test capability discovery, configuration, and/or control for the host. The controller can enable media test result reporting from the memory to the host.
-
公开(公告)号：US20230289270A1
公开(公告)日：2023-09-14
申请号：US18121312
申请日：2023-03-14
Applicant: Micron Technology, Inc.
Inventor： Danilo Caraccio , Daniele Balluchi , Niccolò Izzo , Alessandro Orlando
IPC: G06F11/263 , G06F11/273 , G06F11/22
CPC classification number: G06F11/263 , G06F11/273 , G06F11/2221
Abstract: An electronic device can be configured to enable a host to indirectly control testing associated with the electronic device. The interface between the host and the electronic device can be abstract, such that the host does not have direct control over the electronic device. Examples of the electronic device include a memory device and a power management integrated circuit. The electronic device can allow the host to discover a quantity of tests supported by the electronic device and corresponding test descriptors. The electronic device can interact with the host to configure tests and/or reporting of test results.
-
公开(公告)号：US11282571B2
公开(公告)日：2022-03-22
申请号：US17165579
申请日：2021-02-02
Applicant: Micron Technology, Inc.
Inventor： Graziano Mirichigni , Marco Sforzin , Alessandro Orlando
Abstract: Methods, systems, and devices related to auto-referenced memory cell read techniques are described. The auto-referenced read may encode user data to include a certain number bits having a first logic state prior to storing the user data in memory cells. Subsequently, reading the encoded user data may be carried out by applying a read voltage to the memory cells while monitoring a series of switching events by activating a subset of the memory cells having the first logic state. The auto-referenced read may identify a particular switching event that correlates to a median threshold voltage value of the subset of the memory cells. Then, the auto-referenced read may determine a reference voltage that takes into account a statistical property of threshold voltage distribution of the subset of the memory cells. The auto-referenced read may identify a time duration to maintain the read voltage based on determining the reference voltage. When the time duration expires, the auto-referenced read may determine that the memory cells that have been activated correspond to the first logic state.
-
Patent Agency Ranking
公开(公告)号：US20200035297A1
公开(公告)日：2020-01-30
申请号：US16536120
申请日：2019-08-08
Applicant: Micron Technology, Inc.
Inventor： Graziano Mirichigni , Paolo Amato , Federico Pio , Alessandro Orlando , Marco Sforzin
Abstract: Methods, systems, and devices related to auto-referenced memory cell read techniques are described. The auto-referenced read may encode user data to include a predetermined number of bits having a first logic state prior to storing the user data in memory cells. The auto-referenced read may store a total number of bits of the user data having a first logic state in a separate set of memory cells. Subsequently, reading the user data may be carried out by applying a read voltage to the memory cells storing the user data while monitoring a series of switching events by activating a subset of the memory cells having the first logic state. During the read operation, the auto-referenced read may compare the number of activated memory cells to either the predetermined number or the total number to determine whether all the bits having the first logic state has been detected. When the number of activated memory cells matches either the predetermined number or the total number, the auto-referenced read may determine that the memory cells that have been activated correspond to the first logic state.
-
公开(公告)号：US20190198096A1
公开(公告)日：2019-06-27
申请号：US15853328
申请日：2017-12-22
Applicant: Micron Technology, Inc.
Inventor： Graziano Mirichigni , Marco Sforzin , Alessandro Orlando
Abstract: Methods, systems, and devices related to auto-referenced memory cell read techniques are described. The auto-referenced read may encode user data to include a certain number bits having a first logic state prior to storing the user data in memory cells. Subsequently, reading the encoded user data may be carried out by applying a read voltage to the memory cells while monitoring a series of switching events by activating a subset of the memory cells having the first logic state. The auto-referenced read may identify a particular switching event that correlates to a median threshold voltage value of the subset of the memory cells. Then, the auto-referenced read may determine a reference voltage that takes into account a statistical property of threshold voltage distribution of the subset of the memory cells. The auto-referenced read may identify a time duration to maintain the read voltage based on determining the reference voltage. When the time duration expires, the auto-referenced read may determine that the memory cells that have been activated correspond to the first logic state.
-
公开(公告)号：US20230367575A1
公开(公告)日：2023-11-16
申请号：US17744350
申请日：2022-05-13
Applicant: Micron Technology, Inc.
Inventor： Niccolo Izzo , Alessandro Orlando , Danilo Caraccio , David Hulton
Abstract: Methods, systems, and devices for techniques for managing offline identity upgrades are described. A memory system may receive a command to update a device identifier for a device identifier composition engine (DICE) associated with the memory system. The memory system may generate an updated device identifier, at a first software layer of a set of software layers of the DICE, based on receiving the command. The memory system may decrypt a device specific key (DSK) stored at a read-only memory device of the memory system based on the received command, and sign the updated device identifier using the DSK based on decrypting the DSK. The memory system may execute one or more operations associated with the first software layer of the set of software layers of the DICE based on the signed updated device identifier.
-
公开(公告)号：US11740837B2
公开(公告)日：2023-08-29
申请号：US17856556
申请日：2022-07-01
Applicant: Micron Technology, Inc.
Inventor： Luca Porzio , Roberto Izzi , Nicola Colella , Danilo Caraccio , Alessandro Orlando
CPC classification number: G06F3/0659 , G06F3/0604 , G06F3/0673 , G06F12/0646 , G06F2212/657
Abstract: A processing device of a memory sub-system can monitor a plurality of received commands to identify a forced unit access command. The processing device can identify a metadata area of the memory device based on the forced unit access command. The processing device can also perform an action responsive to identifying a subsequent forced unit access command to the metadata area.
-
公开(公告)号：US11663062B2
公开(公告)日：2023-05-30
申请号：US17668210
申请日：2022-02-09
Applicant: Micron Technology, Inc.
Inventor： Luca Porzio , Alessandro Orlando , Danilo Caraccio , Roberto Izzi
CPC classification number: G06F11/073 , G06F11/076 , G06F11/0772 , G06F11/0781 , G06F11/3037
Abstract: Methods, systems, and devices for detecting page fault traffic are described. A memory device may execute a self-learning algorithm to determine a priority size for read requests, such as a maximum readahead window size or other size related to page faults in a memory system. The memory device may determine the priority size based at least in part on by tracking how many read requests are received for different sizes of sets of data. Once the priority size is determined, the memory device may detect subsequent read requests for sets of data having the priority size, and the memory device may prioritize or other optimize the execution of such read requests.
-
-
-
-
-
-
-
-
-
Search Results
44
records
(took 0.022 seconds)
