公开(公告)号：US06789154B1

公开(公告)日：2004-09-07

申请号：US09579203

申请日：2000-05-26

申请人： Brian Lee ,  Indra Laksono ,  Antonio Asaro ,  Andrew E. Gruber ,  Gordon Caruk ,  Milivoje Aleksic

发明人： Brian Lee ,  Indra Laksono ,  Antonio Asaro ,  Andrew E. Gruber ,  Gordon Caruk ,  Milivoje Aleksic

IPC分类号： G06F1314

CPC分类号： G06F13/404

摘要： In a specific embodiment, a system for providing video is disclosed, the system having a system bus, which in one embodiment is an Advanced Graphics Port (AGP) bus. The system bus is connected to a data bridge, which is connected to a second and third AGP bus. Each of the AGP busses are connected to graphics processors. The bridge routes data requests from one graphics processor to the second graphics processor without accessing the system AGP bus based upon a memory mapping information stored in a routing table or a register set. In another aspect of the present invention, the bridge responds to initialization requests using attributes that may vary depending on the specific mode of operation. Another aspect of the present invention allows for conversion between various AGP protocol portions.

摘要翻译： 在具体实施例中，公开了一种用于提供视频的系统，该系统具有系统总线，其在一个实施例中是高级图形端口（AGP）总线。 系统总线连接到连接到第二和第三AGP总线的数据桥。 每个AGP总线都连接到图形处理器。 桥接器基于存储在路由表或寄存器组中的存储器映射信息，将数据请求从一个图形处理器路由到第二图形处理器而不访问系统AGP总线。 在本发明的另一方面，桥接器使用可以根据特定操作模式而变化的属性来响应初始化请求。 本发明的另一方面允许在各种AGP协议部分之间进行转换。

公开(公告)号：US06670958B1

公开(公告)日：2003-12-30

申请号：US09579224

申请日：2000-05-26

申请人： Milivoje Aleksic ,  Indra Laksono ,  Antonio Asaro ,  Andrew E. Gruber ,  Gordon Caruk ,  Brian Lee

发明人： Milivoje Aleksic ,  Indra Laksono ,  Antonio Asaro ,  Andrew E. Gruber ,  Gordon Caruk ,  Brian Lee

IPC分类号： G06F1516

CPC分类号： G06F3/14 ,  G09G5/363 ,  G09G2352/00

摘要： In a specific embodiment, a system for providing video includes a system bus, which in one embodiment is an Advanced Graphics Port (AGP) busy. The system bus is connected to a data bridge, which is connected to a second and third AGP bus. Each of the AGP busses are connected to graphics processors. The bridge routes data requests from one graphics processor to the second graphics processor without accessing the system AGP bus based upon a memory mapping information stored in a routing table or a register set. In another aspect of the present invention, the bridge responds to initialization requests using attributes that may vary depending on the specific mode of operation. Another aspect of the present invention allows for conversion between various AGP protocol portions.

摘要翻译： 在具体实施例中，用于提供视频的系统包括系统总线，其在一个实施例中是高级图形端口（AGP）忙。 系统总线连接到连接到第二和第三AGP总线的数据桥。 每个AGP总线都连接到图形处理器。 桥接器基于存储在路由表或寄存器组中的存储器映射信息，将数据请求从一个图形处理器路由到第二图形处理器而不访问系统AGP总线。 在本发明的另一方面，桥接器使用可以根据特定操作模式而变化的属性来响应初始化请求。 本发明的另一方面允许在各种AGP协议部分之间进行转换。

公开(公告)号：US06662257B1

公开(公告)日：2003-12-09

申请号：US09579202

申请日：2000-05-26

申请人： Gordon Caruk ,  Indra Laksono ,  Antonio Asaro ,  Andrew E. Gruber ,  Milivoje Aleksic ,  Brian Lee

发明人： Gordon Caruk ,  Indra Laksono ,  Antonio Asaro ,  Andrew E. Gruber ,  Milivoje Aleksic ,  Brian Lee

IPC分类号： G06F1314

CPC分类号： G06F13/404 ,  G06F3/14

摘要： In a specific embodiment, a system for providing video is disclosed, the system having a system bus, which in one embodiment is an Advanced Graphics Port (AGP) bus. The system bus is connected to a data bridge, which is connected to a second and third AGP bus. Each of the AGP busses are connected to graphics processors. The bridge routes data requests from one graphics processor to the second graphics processor without accessing the system AGP bus based upon a memory mapping information stored in a routing table or a register set. In another aspect of the present invention, the bridge responds to initialization requests using attributes that may vary depending on the specific mode of operation. Another aspect of the present invention allows for conversion between various AGP protocol portions.

摘要翻译： 在具体实施例中，公开了一种用于提供视频的系统，该系统具有系统总线，其在一个实施例中是高级图形端口（AGP）总线。 系统总线连接到连接到第二和第三AGP总线的数据桥。 每个AGP总线都连接到图形处理器。 桥接器基于存储在路由表或寄存器组中的存储器映射信息，将数据请求从一个图形处理器路由到第二图形处理器而不访问系统AGP总线。 在本发明的另一方面，桥接器使用可以根据特定操作模式而变化的属性来响应初始化请求。 本发明的另一方面允许在各种AGP协议部分之间进行转换。

公开(公告)号：US06633296B1

公开(公告)日：2003-10-14

申请号：US09579432

申请日：2000-05-26

申请人： Indra Laksono ,  Milivoje Aleksic ,  Antonio Asaro ,  Andrew E. Gruber ,  Gordon Caruk ,  Brian Lee

发明人： Indra Laksono ,  Milivoje Aleksic ,  Antonio Asaro ,  Andrew E. Gruber ,  Gordon Caruk ,  Brian Lee

IPC分类号： G06F1516

CPC分类号： G06F3/14 ,  G09G5/363 ,  G09G2352/00 ,  G09G2360/06

摘要： In a specific embodiment, a system for providing video is disclosed, the system having a system bus, which in one embodiment is an Advanced Graphics Port (AGP) bus. The system bus is connected to a data bridge, which is connected to a second and third AGP bus. Each of the AGP busses are connected to graphics processors. The bridge routes data requests from one graphics processor to the second graphics processor without accessing the system AGP bus based upon a memory mapping information stored in a routing table or a register set. In another aspect of the present invention, the bridge responds to initialization requests using attributes that may vary depending on the specific mode of operation. Another aspect of the present invention allows for conversion between various AGP protocol portions.

摘要翻译： 在具体实施例中，公开了一种用于提供视频的系统，该系统具有系统总线，其在一个实施例中是高级图形端口（AGP）总线。 系统总线连接到连接到第二和第三AGP总线的数据桥。 每个AGP总线都连接到图形处理器。 桥接器基于存储在路由表或寄存器组中的存储器映射信息，将数据请求从一个图形处理器路由到第二图形处理器而不访问系统AGP总线。 在本发明的另一方面，桥接器使用可以根据特定操作模式而变化的属性来响应初始化请求。 本发明的另一方面允许在各种AGP协议部分之间进行转换

公开(公告)号：US06728820B1

公开(公告)日：2004-04-27

申请号：US09579006

申请日：2000-05-26

申请人： Lee Brian ,  Indra Laksono ,  Antonio Asaro ,  Andrew E. Gruber ,  Gordon Caruk ,  Milivoje Aleksic

发明人： Lee Brian ,  Indra Laksono ,  Antonio Asaro ,  Andrew E. Gruber ,  Gordon Caruk ,  Milivoje Aleksic

IPC分类号： G06F1336

CPC分类号： G06F3/14

摘要： In a specific embodiment, a system for providing video is disclosed, the system having a system bus, which in one embodiment is an Advanced Graphics Port (AGP) bus. The system bus is connected to a data bridge, which is connected to a second and third AGP bus. Each of the AGP busses are connected to graphics processors. The bridge routes data requests from one graphics processor to the second graphics processor without accessing the system AGP bus based upon a memory mapping information stored in a routing table or a register set. In another aspect of the present invention, the bridge responds to initialization requests using attributes that may vary depending on the specific mode of operation. Another aspect of the present invention allows for conversion between various AGP protocol portions.

摘要翻译： 在具体实施例中，公开了一种用于提供视频的系统，该系统具有系统总线，其在一个实施例中是高级图形端口（AGP）总线。 系统总线连接到连接到第二和第三AGP总线的数据桥。 每个AGP总线都连接到图形处理器。 桥接器基于存储在路由表或寄存器组中的存储器映射信息，将数据请求从一个图形处理器路由到第二图形处理器而不访问系统AGP总线。 在本发明的另一方面，桥接器使用可以根据特定操作模式而变化的属性来响应初始化请求。 本发明的另一方面允许在各种AGP协议部分之间进行转换。

公开(公告)号：US06184908B2

公开(公告)日：2001-02-06

申请号：US09067512

申请日：1998-04-27

申请人： Jason CK Chan ,  Milivoje Aleksic ,  Antonio Asaro ,  James Doyle ,  Indra Laksono

发明人： Jason CK Chan ,  Milivoje Aleksic ,  Antonio Asaro ,  James Doyle ,  Indra Laksono

IPC分类号： G06F1500

CPC分类号： G06T15/005

摘要： To minimize CPU processing requirements for preparing and transferring data to a graphics processor, a graphics command processor is provided that supports application-level commands and references to the data associated with these commands. The graphics command processor parses the application command and data reference parameters, and subsequently fetches the appropriate graphics data from memory directly, without requiring additional CPU resources. To optimize performance, the graphics command processor fetches the data in parallel with the parsing and processing of the application commands from the CPU. The graphics command processor also includes a processing unit that converts the data from the format used by the application program to the format used for rendering. The graphics command processor creates the commands and data sequences used by a graphics engine to render each object of the image. Because the graphics command processor is closely coupled with the graphics engine, a number of efficiency can be gained, particularly with regard to the transfer of related data items. The processing of the primitive graphic command and data sequences by the graphics engine is asynchronous with the receipt of subsequent commands from the CPU and the fetching of subsequent data associated with the commands from the memory. In this manner, the latency associated with the conventional sequential processing of graphics data is minimized.

摘要翻译： 为了最大限度地减少CPU处理对图形处理器的准备和传输数据的需求，提供了一个图形命令处理器，支持应用级命令和对与这些命令相关联的数据的引用。 图形命令处理器解析应用程序命令和数据参考参数，然后直接从存储器中获取适当的图形数据，而不需要额外的CPU资源。 为了优化性能，图形命令处理器从CPU解析和处理应用程序命令并行获取数据。 图形命令处理器还包括处理单元，其将来自应用程序使用的格式的数据转换为用于呈现的格式。 图形命令处理器创建由图形引擎使用以渲染图像的每个对象的命令和数据序列。 因为图形命令处理器与图形引擎紧密耦合，所以可以获得许多效率，特别是关于相关数据项的传送。 图形引擎对原始图形命令和数据序列的处理与从CPU接收后续命令以及从与存储器的命令相关联的后续数据的获取是异步的。 以这种方式，与图形数据的常规顺序处理相关联的延迟最小化。

公开(公告)号：US6072507A

公开(公告)日：2000-06-06

申请号：US58949

申请日：1998-04-10

申请人： Aris Balatsos ,  Milivoje Aleksic ,  Gordon Caruk ,  Andrew E. Gruber

发明人： Aris Balatsos ,  Milivoje Aleksic ,  Gordon Caruk ,  Andrew E. Gruber

IPC分类号： G06F12/02 ,  G06F12/06

CPC分类号： G06F12/0207

摘要： A method and apparatus for mapping a linear address to a tiled address that reduces latency between retrieval of pages of data is accomplished when a video graphics processor receives a linear address from the central processing unit and determines whether the linear address is referencing a tiled surface, which is one of up to four portions of the memory. If so, the video graphics processor obtains parameters of the tiled surface. Having obtained the parameters, the video graphics processor determines a normalized linear address based on at least one of the parameters and the linear address. Having done this, the video graphics processor determines a band pointer of the tiled surface based on at least one of the parameters, the normalized linear address and a modular function. In essence, the band pointer points to a normalized initial address of a band of a tiled surface, which includes a plurality of bands. Having obtained the band pointer, the video graphics processor then determines a linear band offset based on the band pointer and at least one of the parameters. Next, a tiled band offset is determined based on the linear band offset. Finally, the tiled address is determined based on the tiled band offset, the band pointer, and at least one of the parameters.

摘要翻译： 当视频图形处理器从中央处理单元接收到线性地址并确定线性地址是否参考平铺表面时，实现了将线性地址映射到平铺地址的方法和装置，其减少数据页面检索之间的等待时间， 这是记忆最多四部分之一。 如果是这样，则视频图形处理器获得平铺表面的参数。 在获得参数之后，视频图形处理器基于参数和线性地址中的至少一个来确定归一化的线性地址。 完成这一点后，视频图形处理器基于至少一个参数，归一化的线性地址和模块化功能来确定平铺表面的波段指针。 本质上，频带指针指向包括多个频带的平铺表面的频带的归一化初始地址。 在获得频带指针之后，视频图形处理器然后基于频带指针和至少一个参数来确定线性频带偏移。 接下来，基于线性带偏移确定平铺频带偏移。 最后，根据平铺频带偏移，频带指针和至少一个参数确定平铺地址。

公开(公告)号：US06747654B1

公开(公告)日：2004-06-08

申请号：US09553977

申请日：2000-04-20

申请人： Indra Laksono ,  Milivoje Aleksic

发明人： Indra Laksono ,  Milivoje Aleksic

IPC分类号： G06F1516

CPC分类号： G06T15/005 ,  G06T1/20 ,  G06T2210/52

摘要： A multiple device frame synchronization method and apparatus utilizes events completion signaling between multiple devices, such as multiple graphics processors. The signaling serves as a stall command for stalling graphics data rendering commands in a command FIFO of the rendering engine of a graphics processor in response to a rendering complete signal, or other event signal generated by the other graphics processor. Accordingly, the processor that, for example, completes a current frame relay is stalled until the other processor has completed its rendering function for a particular odd line, even line, entire frame or partial frame as desired.

摘要翻译： 多设备帧同步方法和装置利用诸如多个图形处理器的多个设备之间的事件完成信令。 信令用作响应于再现完成信号或由另一图形处理器生成的其他事件信号而停止图形处理器的渲染引擎的命令FIFO中的图形数据呈现命令的停止命令。 因此，例如完成当前帧中继的处理器停止，直到另一个处理器根据需要完成其特定奇数行，偶数行，整个帧或部分帧的渲染功能。

公开(公告)号：US07543101B2

公开(公告)日：2009-06-02

申请号：US10075149

申请日：2002-02-14

申请人： Milivoje Aleksic ,  Raymond M. Li ,  Danny H. M. Cheng ,  Carl K. Mizuyabu ,  Antonio Asaro

发明人： Milivoje Aleksic ,  Raymond M. Li ,  Danny H. M. Cheng ,  Carl K. Mizuyabu ,  Antonio Asaro

IPC分类号： G06F13/36

CPC分类号： G06T1/60 ,  G06F13/1663 ,  G06F13/1684 ,  G06F13/28 ,  G06T1/20 ,  G09G5/39 ,  G09G5/393 ,  G09G2360/125

摘要： A central processor unit (CPU) is connected to a system/graphics controller generally comprising a monolithic semiconductor device. The system/graphics controller is connected to an input output (IO) controller via a high-speed PCI bus. The IO controller interfaces to the system graphics controller via the high-speed PCI bus. The IO controller includes a lower speed PCI port controlled by an arbiter within the IO controller. Generally, the low speed PCI arbiter of the IO controller will interface to standard 33 MHz PCI cards. In addition, the IO controller interfaces to an external storage device, such as a hard drive, via either a standard or a proprietary bus protocol. A unified system/graphics memory which is accessed by the system/graphics controller. The unified memory contains both system data and graphics data. In a specific embodiment, two channels, CH0 and CH1 access the unified memory. Each channel is capable of accessing a portion of memory containing graphics data or a portion of memory containing system data.

摘要翻译： 中央处理器单元（CPU）连接到通常包括单片半导体器件的系统/图形控制器。 系统/图形控制器通过高速PCI总线连接到输入输出（IO）控制器。 IO控制器通过高速PCI总线与系统图形控制器接口。 IO控制器包括由IO控制器内的仲裁器控制的低速PCI端口。 通常，IO控制器的低速PCI仲裁器将与标准的33 MHz PCI卡接口。 此外，IO控制器通过标准或专用总线协议与外部存储设备（如硬盘驱动器）进行接口。 由系统/图形控制器访问的统一的系统/图形存储器。 统一存储器包含系统数据和图形数据。 在具体实施例中，两个通道CH0和CH1访问统一存储器。 每个通道能够访问包含图形数据的存储器的一部分或包含系统数据的存储器的一部分。

公开(公告)号：US06643756B1

公开(公告)日：2003-11-04

申请号：US09438308

申请日：1999-11-11

申请人： Milivoje Aleksic ,  Nader Akhlaghi-Tavasoli ,  Jason Chan ,  Carl Mizuyabu ,  Antonio Asaro

发明人： Milivoje Aleksic ,  Nader Akhlaghi-Tavasoli ,  Jason Chan ,  Carl Mizuyabu ,  Antonio Asaro

IPC分类号： G06F1200

CPC分类号： G06F3/14 ,  G06F12/1027 ,  G06F12/1081

摘要： A request for video or graphics data is made to a memory controller. When the memory controller determines a translation of the data must first be made, a request is made to a translator. The translator either translates the address or requests translation information from the memory controller. The memory controller accesses memory based upon the translator request. If the request is for translation data the results are tagged for the translator. If the translator request is for the translated address, the results are tagged for the original request.

摘要翻译： 对存储器控制器进行视频或图形数据的请求。 当存储器控制器确定首先需要进行数据的转换时，向翻译器发出请求。 翻译器翻译来自存储器控制器的地址或请求翻译信息。 存储器控制器根据翻译器请求访问存储器。 如果请求用于翻译数据，则结果将被标记为翻译器。 如果翻译请求是用于翻译的地址，结果将被标记为原始请求。