-
公开(公告)号：US20120032518A1
公开(公告)日：2012-02-09
申请号：US12851023
申请日：2010-08-05
IPC分类号： H02J1/10
CPC分类号： H02J7/35 , H02J1/10 , H02J7/0055 , H02J7/025 , H02J17/00 , H02J50/00 , H02J50/20 , H02J50/30 , H02J50/40 , Y10T307/702
摘要： An energy harvesting system includes a plurality of transducers. The transducers are configured to generate direct current (DC) voltages from a plurality of ambient energy sources. A sensor control circuit has a plurality of sensors configured to detect the DC signals from the plurality of transducers. A DC-to-DC converter is configured to supply an output voltage. A plurality of switches, each switch coupled between the DC-to-DC converter and a corresponding transducer of the plurality of transducers. The sensor control circuit enables one switch of the plurality of switches and disables the other switches of the plurality of switches based on a priority criterion.
摘要翻译： 能量收集系统包括多个换能器。 传感器被配置为从多个环境能量源产生直流（DC）电压。 传感器控制电路具有被配置为检测来自多个换能器的直流信号的多个传感器。 DC-DC转换器被配置为提供输出电压。 多个开关，每个开关耦合在DC-DC转换器和多个换能器中的相应换能器之间。 传感器控制电路使得多个开关中的一个开关能够基于优先级标准而禁用多个开关中的其它开关。
-
公开(公告)号：US20160087817A1
公开(公告)日：2016-03-24
申请号：US14492237
申请日：2014-09-22
申请人： Ming-Chieh HUANG , Chan-Hong CHERN , Tao Wen CHUNG , Yuwen SWEI , Chih-Chang LIN , Tsung-Ching HUANG
发明人： Ming-Chieh HUANG , Chan-Hong CHERN , Tao Wen CHUNG , Yuwen SWEI , Chih-Chang LIN , Tsung-Ching HUANG
CPC分类号： H04L25/03057 , H04L25/06 , H04L25/08
摘要： A circuit includes a summation circuit for receiving an input data signal and a feedback signal including a previous data bit. The summation circuit is configured to output a conditioned input data signal to a clock and data recovery circuit. A first flip-flop is coupled to an output of the summation circuit and is configured to receive a first set of bits of the conditioned input data signal and a first clock signal having a frequency that is less than a frequency at which the input data signal is received by the first summation circuit. A second flip-flop is coupled to the output of the summation circuit and is configured to receive a second set of bits of the conditioned input data signal and a second clock signal having a frequency that is less than the frequency at which the input data signal is received by the first summation circuit.
摘要翻译： 电路包括用于接收输入数据信号和包括先前数据位的反馈信号的求和电路。 求和电路被配置为将调节的输入数据信号输出到时钟和数据恢复电路。 第一触发器耦合到求和电路的输出，并且被配置为接收经调节的输入数据信号的第一比特组和具有小于输入数据信号的频率的频率的第一时钟信号 由第一求和电路接收。 第二触发器耦合到求和电路的输出，并且被配置为接收经调节的输入数据信号的第二组比特和具有小于输入数据信号的频率的频率的第二时钟信号 由第一求和电路接收。
-
3.发明申请PHASE INTERPOLATOR FOR CLOCK DATA RECOVERY CIRCUIT WITH ACTIVE WAVE SHAPING INTEGRATORS 有权用于具有主动波形整合器的时钟数据恢复电路的相位插值器公开(公告)号：US20140037035A1
公开(公告)日：2014-02-06
申请号：US13564758
申请日：2012-08-02
申请人： Tao Wen CHUNG , Chan-Hong CHERN , Ming-Chieh HUANG , Chih-Chang LIN , Yuwen SWEI
发明人： Tao Wen CHUNG , Chan-Hong CHERN , Ming-Chieh HUANG , Chih-Chang LIN , Yuwen SWEI
IPC分类号： H03D3/24
CPC分类号： H03K5/135 , H03H11/20 , H03K2005/00052 , H04L7/0029
摘要： A phase interpolator for a CDR circuit produces an output clock having level transitions between the level transitions on two input clocks. The input clocks drive cross-coupled differential amplifiers with an output that can be varied in phase by variable current throttling or steering, according to an input control value. The differential amplifiers produce an output signal with a transition spanning a time between the start of a transition on the leading input clock up to the end of the transition on the lagging input clock. The output clock is linear so long as the transitions on the two input clocks overlap. Active integrators each having an amplifier with a series resistance and capacitive feedback path are coupled to each input to the cross-coupled differential amplifiers, which enhances overlap of the input clock rise times and improves the linearity of the interpolated output signal.
摘要翻译： 用于CDR电路的相位插值器产生具有在两个输入时钟上的电平转换之间的电平转换的输出时钟。 输入时钟驱动交叉耦合差分放大器，输出可根据输入控制值通过可变电流节流或转向相位变化。 差分放大器产生一个输出信号，该输出信号跨越在引导输入时钟之间的转换开始到延迟输入时钟转换结束之间的时间。 输出时钟是线性的，只要两个输入时钟的转换重叠即可。 每个具有串联电阻和电容反馈路径的放大器的积分器耦合到交叉耦合差分放大器的每个输入，这增强了输入时钟上升时间的重叠，并提高了内插输出信号的线性度。
-
公开(公告)号：US20120032731A1
公开(公告)日：2012-02-09
申请号：US12849503
申请日：2010-08-03
CPC分类号： H02M3/07
摘要： An integrated circuit includes a first PMOS transistor, where its drain is arranged to be coupled to a voltage output, and its source is coupled to the drain of a second PMOS transistor. The source of the second PMOS transistor is arranged to be coupled to a high power supply voltage. The source and drain of a MOS capacitor are coupled to the source of the first PMOS transistor. The drain of an NMOS transistor is coupled to the drain of the first PMOS transistor. The integrated circuit is configured to receive a voltage input to generate the voltage output having a maximum voltage higher than the voltage input. The gate oxide layer thickness of the MOS capacitor is less than that of the first PMOS transistor.
摘要翻译： 集成电路包括第一PMOS晶体管，其中其漏极被布置成耦合到电压输出，并且其源极耦合到第二PMOS晶体管的漏极。 第二PMOS晶体管的源极被布置成耦合到高电源电压。 MOS电容器的源极和漏极耦合到第一PMOS晶体管的源极。 NMOS晶体管的漏极耦合到第一PMOS晶体管的漏极。 集成电路被配置为接收电压输入以产生具有高于电压输入的最大电压的电压输出。 MOS电容器的栅氧化层厚度小于第一PMOS晶体管的栅极氧化层厚度。
-
公开(公告)号：US20120013374A1
公开(公告)日：2012-01-19
申请号：US12835130
申请日：2010-07-13
IPC分类号： H03L7/06
摘要： Some embodiments regard a circuit comprising: a first circuit configured to lock a frequency of an output clock to a frequency of a reference clock; a second circuit configured to align an input signal to a phase clock of the output clock; a third circuit configured to use a first set of phase clocks of the output clock and a second set of phase clocks of the output clock to improve alignment of the input signal to the phase clock of the output clock; and a lock detection circuit configured to turn on the first circuit when the frequency of the output clock is not locked to the frequency of the reference clock; and to turn off the first circuit and to turn on the second circuit and the third circuit when the frequency of the output clock is locked to the frequency of the reference clock.
摘要翻译： 一些实施例涉及一种电路，包括：第一电路，其被配置为将输出时钟的频率锁定到参考时钟的频率; 第二电路，被配置为将输入信号与所述输出时钟的相位时钟对准; 第三电路，被配置为使用所述输出时钟的第一组相位时钟和所述输出时钟的第二组相位时钟，以改善所述输入信号与所述输出时钟的相位时钟的对准; 以及锁定检测电路，被配置为当所述输出时钟的频率未被锁定到所述参考时钟的频率时接通所述第一电路; 并且当输出时钟的频率被锁定到参考时钟的频率时，关闭第一电路并接通第二电路和第三电路。
-
公开(公告)号：US20140015611A1
公开(公告)日：2014-01-16
申请号：US13547101
申请日：2012-07-12
申请人： Tao Wen CHUNG , Chan-Hong CHERN , Ming-Chieh HUANG , Chih-Chang LIN , Yuwen SWEI
发明人： Tao Wen CHUNG , Chan-Hong CHERN , Ming-Chieh HUANG , Chih-Chang LIN , Yuwen SWEI
IPC分类号： H03F3/04
CPC分类号： G01R31/2621
摘要： A circuit has a first circuit module including a first resistor and first and second transistors coupled in parallel with the first resistor. The first resistor and the first and second transistors are coupled together at a first node. An equivalent resistance across the first circuit module increases as a voltage of the first node is increased from a first voltage to a second voltage, and the equivalent resistance across the first circuit module decreases as the voltage of the first node is increased from the second voltage to a third voltage.
摘要翻译： 电路具有包括第一电阻器和与第一电阻器并联耦合的第一和第二晶体管的第一电路模块。 第一电阻器和第一和第二晶体管在第一节点耦合在一起。 当第一节点的电压从第一电压增加到第二电压时，跨第一电路模块的等效电阻增加，并且第一电路模块上的等效电阻随着第一节点的电压从第二电压增加而减小 到第三电压。
-
公开(公告)号：US20140002332A1
公开(公告)日：2014-01-02
申请号：US13539181
申请日：2012-06-29
IPC分类号： G09G3/32
CPC分类号： G09G3/3233 , G09G3/3406 , G09G2300/0809 , G09G2300/0819 , G09G2300/0842 , G09G2320/0233 , G09G2320/0295 , G09G2320/045 , G09G2330/028
摘要： A current value of a first pixel and/or a current value of a second pixel of a display are adjusted until a value of a current difference is acceptable. The current value of the first pixel corresponds to a brightness level of the first pixel. The current value of the second pixel corresponds to a brightness level of the second pixel. Adjusting the current value of the first pixel involves adjusting a threshold voltage value of a transistor of the first pixel. Adjusting the current value of the second pixel involves adjusting a threshold voltage value of a transistor of the second pixel.
摘要翻译： 调整显示器的第二像素的第一像素的当前值和/或当前值，直到电流差的值是可接受的。 第一像素的当前值对应于第一像素的亮度级。 第二像素的当前值对应于第二像素的亮度级。 调整第一像素的当前值包括调整第一像素的晶体管的阈值电压值。 调整第二像素的当前值包括调整第二像素的晶体管的阈值电压值。
-
公开(公告)号：US20130127433A1
公开(公告)日：2013-05-23
申请号：US13744037
申请日：2013-01-17
申请人： Chan-Hong CHERN , Tzu Ching CHANG , Min-Shueh YUAN , Yuwen SWEI , Chih-Chang LIN , Chiang PU , Ming-Chieh HUANG , Kuoyuan HSU
发明人： Chan-Hong CHERN , Tzu Ching CHANG , Min-Shueh YUAN , Yuwen SWEI , Chih-Chang LIN , Chiang PU , Ming-Chieh HUANG , Kuoyuan HSU
IPC分类号： G05F1/44
摘要： A method of operating a voltage regulator circuit includes generating a control signal by an amplifier of the voltage regulator circuit. The control signal is generated based on a reference signal at an inverting input of the amplifier and a feedback signal at a non-inverting input of the amplifier. A driving current flowing toward an output node of the voltage regulator circuit is generated by a driver responsive to the control signal, and the driver is coupled between a first power node and the output node. The feedback signal is generated responsive to a voltage level at the output node. A transistor, coupled between the output node and a second power node, is caused to operate in saturation mode during a period while the voltage regulator circuit is operating.
摘要翻译： 一种操作电压调节器电路的方法包括由稳压器电路的放大器产生控制信号。 控制信号基于放大器的反相输入处的参考信号和放大器的非反相输入端的反馈信号而产生。 通过响应于控制信号的驱动器产生朝向电压调节器电路的输出节点流动的驱动电流，并且驱动器耦合在第一功率节点和输出节点之间。 响应于输出节点处的电压电平产生反馈信号。 耦合在输出节点和第二功率节点之间的晶体管在电压调节器电路工作期间的一段时间内使其工作在饱和模式。
-
公开(公告)号：US20130099767A1
公开(公告)日：2013-04-25
申请号：US13278742
申请日：2011-10-21
申请人： Ming-Chieh HUANG , Tao Wen CHUNG , Chan-Hong CHERN , Chih-Chang LIN , Yuwen SWEI , Chiang PU
发明人： Ming-Chieh HUANG , Tao Wen CHUNG , Chan-Hong CHERN , Chih-Chang LIN , Yuwen SWEI , Chiang PU
IPC分类号： G05F3/02
CPC分类号： H03H11/44 , H01S5/0427 , H04B10/504
摘要： A driver includes a first driver stage having at least one input node and at least one first output node. The first driver stage includes a T-coil structure that is disposed adjacent to the at least one first output node. The T-coil structure includes a first set of inductors each being operable to provide a first inductance. A second set of inductors are electrically coupled with the first set of inductors in a parallel fashion. The second set of inductors each are operable to provide a second inductance. A second driver stage is electrically coupled with the first driver stage.
摘要翻译： 驱动器包括具有至少一个输入节点和至少一个第一输出节点的第一驱动器级。 第一驱动级包括邻近于至少一个第一输出节点设置的T型线圈结构。 T型线圈结构包括第一组电感器，每个电感器可操作以提供第一电感。 第二组电感器以并行方式与第一组电感器电耦合。 第二组电感器可操作以提供第二电感。 第二驱动级与第一驱动器级电耦合。
-
公开(公告)号：US20120019302A1
公开(公告)日：2012-01-26
申请号：US12843479
申请日：2010-07-26
IPC分类号： H03L5/00
CPC分类号： H03K19/018521
摘要： A level shifter includes one PMOS and two NMOS transistors. A source of the first NMOS transistor is coupled to a low power supply voltage. An input signal is coupled to a gate of the first NMOS transistor and a source of the second NMOS transistor. The input signal has a voltage level up to a first power supply voltage. A source of the PMOS transistor is coupled to a second power supply voltage, higher than the first power supply voltage. An output signal is coupled between the PMOS and the first NMOS transistors. The first NMOS transistor is arranged to pull down the output signal when the input signal is a logical 1, and the second NMOS transistor is arranged to enable the PMOS transistor to pull up the output signal to a logical 1 at the second power supply voltage when the input signal is a logical 0.
摘要翻译： 电平移位器包括一个PMOS和两个NMOS晶体管。 第一NMOS晶体管的源极耦合到低电源电压。 输入信号耦合到第一NMOS晶体管的栅极和第二NMOS晶体管的源极。 输入信号具有高达第一电源电压的电压电平。 PMOS晶体管的源极耦合到高于第一电源电压的第二电源电压。 输出信号耦合在PMOS和第一NMOS晶体管之间。 第一NMOS晶体管被布置为当输入信号为逻辑1时下拉输出信号，并且第二NMOS晶体管被布置为使得PMOS晶体管能够以第二电源电压将输出信号上拉至逻辑1， 输入信号为逻辑0。
-
-
-
-
-
-
-
-
-
搜索结果
39 条记录 (耗时 0.024 秒)
