中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

14 records (took 0.015 seconds)

    COOPERATIVE THREAD ARRAY GRANULARITY CONTEXT SWITCH DURING TRAP HANDLING
    3.
    发明申请
    COOPERATIVE THREAD ARRAY GRANULARITY CONTEXT SWITCH DURING TRAP HANDLING 有权
    跟踪处理期间的合作螺旋线阵列格局开关

    公开(公告)号：US20170010914A1

    公开(公告)日：2017-01-12

    申请号：US15271171

    申请日：2016-09-20

    Applicant: NVIDIA Corporation

    Inventor： Gerald F. LUIZ ,  Philip Alexander CUADRA ,  Luke DURANT ,  Shirish GADRE ,  Robert OHANNESSIAN ,  Lacky V. SHAH ,  Nicholas Wang ,  Arthur Merlin DANSKIN

    IPC: G06F9/46 ,  G06F9/48

    CPC classification number: G06F9/461 ,  G06F9/4812 ,  G06F9/485

    Abstract: Techniques are provided for restoring threads within a processing core. The techniques include, for a first thread group included in a plurality of thread groups, executing a context restore routine to restore from a memory a first portion of a context associated with the first thread group, determining whether the first thread group completed an assigned function, and, if the first thread group completed the assigned function, then exiting the context restore routine, or if the first thread group did not complete the assigned function, then executing one or more operations associated with a trap handler routine.

    Abstract translation: 提供了用于恢复处理核心内的线程的技术。 这些技术包括对于包括在多个线程组中的第一线程组，执行上下文恢复例程以从存储器恢复与第一线程组相关联的上下文的第一部分，确定第一线程组是否完成了分配的功能 ，并且如果第一个线程组完成了分配的函数，则退出上下文恢复例程，或者如果第一个线程组未完成分配的函数，则执行与陷阱处理程序例程相关联的一个或多个操作。

    TECHNIQUE FOR SAVING AND RESTORING THREAD GROUP OPERATING STATE
    4.
    发明申请
    TECHNIQUE FOR SAVING AND RESTORING THREAD GROUP OPERATING STATE 审中-公开
    节省和恢复螺纹组操作状态的技术

    公开(公告)号：US20140165072A1

    公开(公告)日：2014-06-12

    申请号：US13711093

    申请日：2012-12-11

    Applicant: NVIDIA CORPORATION

    Inventor： Nicholas WANG ,  Lacky V. SHAH ,  Gerald F. LUIZ ,  Philip Alexander CUADRA ,  Luke DURANT ,  Shirish GADRE

    IPC: G06F9/50

    CPC classification number: G06F9/5016 ,  G06F9/461

    Abstract: A streaming multiprocessor (SM) included within a parallel processing unit (PPU) is configured to suspend a thread group executing on the SM and to save the operating state of the suspended thread group. A load-store unit (LSU) within the SM re-maps local memory associated with the thread group to a location in global memory. Subsequently, the SM may re-launch the suspended thread group. The LSU may then perform local memory access operations on behalf of the re-launched thread group with the re-mapped local memory that resides in global memory.

    Abstract translation: 包括在并行处理单元（PPU）内的流多处理器（SM）被配置为暂停在SM上执行的线程组，并且保存挂起的线程组的操作状态。 SM内的加载存储单元（LSU）将与线程组相关联的本地存储器映射到全局存储器中的位置。 随后，SM可以重新启动挂起的线程组。 然后，LSU可以使用驻留在全局存储器中的重新映射的本地存储器代表重新启动的线程组来执行本地存储器访问操作。

    COMPUTE TASK STATE ENCAPSULATION
    10.
    发明申请
    COMPUTE TASK STATE ENCAPSULATION 有权

    公开(公告)号：US20210019185A1

    公开(公告)日：2021-01-21

    申请号：US17063705

    申请日：2020-10-05

    Applicant: NVIDIA CORPORATION

    Inventor： Jerome F. DULUK, JR. ,  Lacky V. SHAH ,  Sean J. TREICHLER

    IPC: G06F9/48 ,  G06F9/46 ,  G06F9/50

    Abstract: One embodiment of the present invention sets forth a technique for encapsulating compute task state that enables out-of-order scheduling and execution of the compute tasks. The scheduling circuitry organizes the compute tasks into groups based on priority levels. The compute tasks may then be selected for execution using different scheduling schemes. Each group is maintained as a linked list of pointers to compute tasks that are encoded as task metadata (TMD) stored in memory. A TMD encapsulates the state and parameters needed to initialize, schedule, and execute a compute task.

Patent Agency Ranking