中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

56 records (took 0.024 seconds)

    Surge protection for differential input/output interfaces
    1.
    发明授权
    Surge protection for differential input/output interfaces 有权
    差分输入/输出接口的浪涌保护

    公开(公告)号：US09401594B2

    公开(公告)日：2016-07-26

    申请号：US14374498

    申请日：2012-02-15

    Applicant: Quanqing Zhu ,  Guangming Yin

    Inventor： Quanqing Zhu ,  Guangming Yin

    IPC: H02H9/00 ,  H02H3/22 ,  H04L25/02

    CPC classification number: H02H3/22 ,  H04L25/0272 ,  H04L25/028

    Abstract: An integrated circuit device (200) includes a first and second differential I/O pins (TRXP/TRXN) and a surge protection circuit. The surge protection circuit includes a protection transistor, a positive surge detection circuit, and a negative surge detection circuit. The protection transistor is connected between the first and second I/O pins and has a gate to receive a control signal (CTRL). The protection transistor is turned on to connect the I/O pins together if the positive surge detection circuit detects a positive surge energy on either of the I/O pins and/or if the negative surge detection circuit detects a negative surge energy on either of the I/O pins. The surge protection circuit provides increased protection for Ethernet device against undesirable energy in a manner that does not adversely affect the performance of the device.

    Abstract translation: 集成电路装置（200）包括第一和第二差分I / O引脚（TRXP / TRXN）和浪涌保护电路。 浪涌保护电路包括保护晶体管，正浪涌检测电路和负浪涌检测电路。 保护晶体管连接在第一和第二I / O引脚之间，并具有接收控制信号（CTRL）的门。 如果正浪涌检测电路检测到任一个I / O引脚上的正浪涌能量和/或如果负浪涌检测电路检测到任何一个的负浪涌能量，则保护晶体管导通以将I / O引脚连接在一起 I / O引脚。 浪涌保护电路以不会对设备性能产生不利影响的方式为以太网设备提供更高的防护性能，防止不需要的能量。

    SIGNAL DELAY STRUCTURE IN HIGH SPEED BIT STREAM DEMULTIPLEXER
    3.
    发明申请
    SIGNAL DELAY STRUCTURE IN HIGH SPEED BIT STREAM DEMULTIPLEXER 有权
    信号延迟结构在高速位流解复用器

    公开(公告)号：US20100054384A1

    公开(公告)日：2010-03-04

    申请号：US12613740

    申请日：2009-11-06

    Applicant: Jun Cao ,  Guangming Yin

    Inventor： Jun Cao ,  Guangming Yin

    IPC: H04L7/00

    CPC classification number: G06F1/10 ,  H03K5/135 ,  H04J3/0629 ,  H04L7/0008 ,  H04L25/14

    Abstract: A signal delay structure and method of reducing skew between clock and data signals in a high-speed serial communications interface includes making a global adjustment to the clock signal in the time domain to compensate for a component of the skew that is common between the clock and all data signals. This can include skew caused by the variation in frequency of the input clock from a nominal value, misalignment between the phase of the clock and data generated at the source of the two signals. The global adjustment is made through a delay component that is common to all of the clock signal lines for which skew with data signals is to be compensated. A second level adjustment is made that compensates for the component of the skew that is common to the clock and a subset of the data signals.

    Abstract translation: 在高速串行通信接口中减少时钟和数据信号之间的偏差的信号延迟结构和方法包括对时域中的时钟信号进行全局调整，以补偿时钟和 所有数据信号。 这可能包括由输入时钟从标称值的频率变化引起的偏斜，时钟相位与在两个信号的源极产生的数据之间的偏移。 通过延迟分量进行全局调整，该延迟分量对于要对其进行补偿的具有数据信号的偏斜的所有时钟信号线是共同的。 进行第二级调整，补偿时钟共同的偏斜分量和数据信号的子集。

    System and method for testing the operation of a DLL-based interface
    4.
    发明授权
    System and method for testing the operation of a DLL-based interface 失效
    用于测试基于DLL的界面的操作的系统和方法

    公开(公告)号：US07289543B2

    公开(公告)日：2007-10-30

    申请号：US10778419

    申请日：2004-02-13

    Applicant: Guangming Yin ,  Bo Zhang

    Inventor： Guangming Yin ,  Bo Zhang

    IPC: H04J3/06

    CPC classification number: H04J3/04 ,  H04J3/0629 ,  H04L1/243 ,  H04L7/0008 ,  H04L25/14

    Abstract: A high-speed bit stream data conversion circuit receives a first bit stream(s) and recovers a clock signal from the first bit stream(s). The data conversion circuit then produces a second bit stream(s) having a second lower bit rate. A control loop adjusts the phase relationship of the recovered clock signal to the first bit stream(s) to minimize data loss when the first bit stream(s) is sliced to produce the second bit stream(s). A reference clock signal produced within a clock circuit is divided to produce a reduced frequency reference clock, which is multiplexed with a test clock signal to produce an output signal. Differentially dividing the output signal produces a series of input signals for an interpolator that selectively weighs and sums the input signals as directed by the control loop to produce the recovered clock signal with the desired phase relationship relative to the first bit stream(s).

    Abstract translation: 高速比特流数据转换电路接收第一比特流并恢复来自第一比特流的时钟信号。 数据转换电路然后产生具有第二较低位速率的第二位流。 当第一比特流被分片以产生第二比特流时，控制环路将恢复的时钟信号的相位关系调整为第一比特流以最小化数据丢失。 在时钟电路内产生的参考时钟信号被分频以产生一个降低的频率参考时钟，该时钟信号与测试时钟信号多路复用以产生一个输出信号。 差分地分割输出信号产生用于内插器的一系列输入信号，其选择性地对控制环路所指示的输入信号进行加权和求和，以产生具有相对于第一位流的所需相位关系的恢复的时钟信号。

    Adaptable voltage control for a variable gain amplifier
    5.
    发明授权
    Adaptable voltage control for a variable gain amplifier 有权
    适用于可变增益放大器的电压控制

    公开(公告)号：US07262659B2

    公开(公告)日：2007-08-28

    申请号：US11559195

    申请日：2006-11-13

    Applicant: Mario Caresosa ,  Guangming Yin

    Inventor： Mario Caresosa ,  Guangming Yin

    IPC: H03F3/45

    CPC classification number: H03F3/4569 ,  H03F3/45197 ,  H03F3/45744 ,  H03F2200/78 ,  H03F2203/45074 ,  H03F2203/45086 ,  H03F2203/45482 ,  H03F2203/45486 ,  H03G1/0088 ,  H03G3/3036 ,  H03G3/3052

    Abstract: A method and apparatus for adaptively controlling a variable gain amplifier (VGA). The operation of the VGA is separated into a low gain mode and a high gain mode and the mode in which the VGA is currently operating in is adaptively sensed. A threshold voltage is compared to a control voltage of the VGA; if the VGA is currently operating in the low gain mode and the control voltage is higher than the threshold voltage, the VGA is switched from the low gain mode to the high gain mode; and if the VGA is currently operating in the high gain mode and the control voltage is lower than the threshold voltage, the VGA is switched from the high gain mode to the low gain mode.

    Abstract translation: 一种用于自适应地控制可变增益放大器（VGA）的方法和装置。 VGA的操作被分为低增益模式和高增益模式，并且自适应地感测VGA当前正在操作的模式。 将门限电压与VGA的控制电压进行比较; 如果VGA当前处于低增益模式并且控制电压高于阈值电压，则VGA从低增益模式切换到高增益模式; 如果VGA当前处于高增益模式并且控制电压低于阈值电压，则VGA从高增益模式切换到低增益模式。

    Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process
    8.
    发明授权
    Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process 有权
    电流控制CMOS电路在低电压CMOS工艺中使用更高的电压源

    公开(公告)号：US06911855B2

    公开(公告)日：2005-06-28

    申请号：US10177031

    申请日：2002-06-21

    Applicant: Guangming Yin ,  Ichiro Fujimori ,  Armond Hairapetian

    Inventor： Guangming Yin ,  Ichiro Fujimori ,  Armond Hairapetian

    IPC: H03K3/356 ,  H03K3/3562 ,  H03K17/693 ,  H03K19/094

    CPC classification number: H03K3/356043 ,  H03K3/3562 ,  H03K17/693 ,  H03K19/09432

    Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like are implemented using C3MOS techniques. Optimum balance between power consumption and speed for each circuit application is achieve by combining high speed C3MOS logic with low power conventional CMOS logic. The combined C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems. The C3MOS structure enables the use of a power supply voltage that may be larger than the voltage required by the CMOS fabrication process, further enhancing the performance of the circuit.

    Abstract translation: 用于实现超高速电路的各种电路技术使用以常规CMOS工艺技术制造的电流控制CMOS（C 3/4 MOS）逻辑。 包括逆变器/缓冲器，电平移位器，NAND，NOR，异或门，锁存器，触发器等的整个逻辑元件族都使用C 3 MOS技术实现。 通过将高速C“3”MOS逻辑与低功耗常规CMOS逻辑相结合，实现了每个电路应用的功耗和速度之间的最佳平衡。 组合的三极管/ CMOS逻辑允许诸如光纤通信系统中使用的高速收发器之类的电路的更大集成。 C 3 O 3 MOS结构能够使用可能大于CMOS制造工艺所需的电压的电源电压，进一步提高电路的性能。

    Code independent charge transfer scheme for switched-capacitor digital-to-analog converter
    10.
    发明授权
    Code independent charge transfer scheme for switched-capacitor digital-to-analog converter 有权
    开关电容数模转换器的代码独立电荷转移方案

    公开(公告)号：US06437720B1

    公开(公告)日：2002-08-20

    申请号：US09785690

    申请日：2001-02-16

    Applicant: Guangming Yin ,  Bo Zhang

    Inventor： Guangming Yin ,  Bo Zhang

    IPC: H03M166

    CPC classification number: H03M1/0663 ,  H03M1/804

    Abstract: A switched-capacitor digital-to-analog converter circuit is disclosed. The switched-capacitor digital-to-analog converter circuit includes crossing switches for each capacitor branch, the crossing switches are used to eliminate cross interference between digital-to-analog converter blocks sharing the same reference voltages.

    Abstract translation: 公开了一种开关电容器数模转换器电路。 开关电容器数模转换器电路包括用于每个电容器分支的交叉开关，交叉开关用于消除共享相同参考电压的数模转换器模块之间的交叉干扰。

Patent Agency Ranking