Abstract:
A memory system includes a memory module and a memory controller to control semiconductor memory devices in the memory module. Each of the semiconductor memory devices provides the memory controller with an address of at least a defective memory cell row unrepairable with a redundancy resource in a memory cell array as unrepairable address information. The memory controller allocates a portion of a normal cell regions of at least one of the semiconductor memory devices as a reserved region, and remaps first and second unrepairable addresses to first and second physical addresses of the reserved region in response to first and second host physical addresses from a host matching the first and second unrepairable addresses, respectively. The first physical address and the second physical address are consecutive.
Abstract:
Disclosed are various embodiments relating to a circuit board included in an electronic device and, according to one embodiment, the circuit board can comprise: at least one wire included on the circuit board, at least one conductive structure arranged on the circuit board in order to reinforce the circuit board, and arranged in order to electrically connect the at least one wire; and at least one conductive member included on the circuit board, and electrically connecting the at least one wire with the at least one conductive structure, and additional other various embodiments are possible.
Abstract:
A method is provided comprising: detecting an electrical connection between a first device having a first battery and a second device having a second battery; receiving an indication of a residual power of the second battery; displaying, by the first device, a power sharing interface based on the indication of the residual power of the second battery; detecting an input to the interface specifying a threshold amount of power; transmitting power from the first battery to the second device until the threshold amount of power is transmitted.
Abstract:
An electronic device may include: an image input, a display, memory storing instructions, and at least one processor operatively connected to the image input, the memory, and the display. At least one processor may be configured to execute the instructions to receive data regarding a first frame through the image input, generate first screen data regarding timing control and frame rate control of the first frame and store the first screen data in the memory, based on a difference between a first pixel value of the first frame and a pixel value of a frame contiguous to the first frame being equal to or less than a predetermined value, stop generating new screen data for controlling the display, and control the display to display a screen based on the first screen data.
Abstract:
A gas treatment system includes a first scrubber configured to treat a gas exhausted from a process chamber, a catalytic reactor connected to the first scrubber and configured to treat a gas passing through the first scrubber, and a second scrubber connected to the catalytic reactor and configured to treat a gas passing through the catalytic reactor, where the catalytic reactor includes a fluidized bed reactor (FBR).
Abstract:
An electronic device is disclosed. The electronic device includes a first communication connector connected to a first external device, a second communication connector connected to a second external device, a processor, and a control circuit electrically connected to the processor, the first communication connector, and the second communication connector, the control circuit including a first path, a second path and a third path. The processor is configured to identify an operating mode of the electronic device, and based on the identified operating mode of the electronic device, select at least one of the first path connecting the first communication connector and the second communication connector, the second path connecting the first communication connector and the processor, and the third path connecting the processor and the second communication connector.
Abstract:
According to an embodiment disclosed in the specification, an electronic device comprises a battery disposed inside the electronic device; a printed circuit board (PCB) disposed inside the electronic device; at least one electronic component disposed on the PCB; and a first buck converter having a first end and a second end, wherein the first end is routed to the battery; and a second buck converter having a first end and a second end, wherein the first end is selectively electrically connected to the second end of the first buck converter, and the second end is routed to the at least one electronic component, and wherein the first buck converter and the second buck converter are configured to boost a voltage provided from the battery through an electrical path formed from the battery by the first end of the first buck converter, and the second end of the first buck converter, the first end of the second buck converter and the second end of the second buck converter to the at least one electronic component.
Abstract:
A solid electrolyte including an inorganic lithium ion conductive film and a porous layer on a surface of the inorganic lithium ion conductive film, wherein the porous layer includes a first porous layer and a second porous layer, and the second porous layer is disposed between the inorganic lithium ion conductive film and the first porous layer, and wherein the first porous layer has a size greater which is than a pore size of the second porous layer.
Abstract:
A solid electrolyte including: a lithium ion inorganic conductive layer; and an amorphous phase on a surface of the lithium ion inorganic conductive layer, wherein the amorphous phase is an irradiation product of the lithium ion inorganic conductive layer. Also, the method of preparing the same, and a lithium battery including the solid electrolyte.
Abstract:
A computing device includes an inter-integrated circuit (I2C) module configured to perform I2C communication with an external device through a system management bus, a packet generator module configured to transmit a packet to the I2C module through the system management bus, and an I2C controller configured to control operations of the I2C module and the packet generator module. When the I2C module transmits a packet receiving signal to the I2C controller and the I2C controller does not receive the packet receiving signal for a set period of time, the I2C controller may reset the I2C module.