NON-LINEAR SPREAD SPECTRUM PROFILE GENERATOR USING LINEAR COMBINATION

    公开(公告)号:US20190199357A1

    公开(公告)日:2019-06-27

    申请号:US16290067

    申请日:2019-03-01

    Abstract: A non-linear spread spectrum clock generator using a linear combination may include a phase locked loop configured to receive a reference signal and generate an output signal according to the reference signal and a feedback signal that compensates for the output signal. The phase locked loop may include a divider configured to generate the feedback signal by dividing the output signal by a divisional ratio. The non-linear spread spectrum clock generator may include a non-linear profile generator configured to generate a non-linear signal by selectively outputting selected ones of a plurality of signals according to the absolute magnitudes of the signals and a delta-sigma modulator configured to receive the outputted linear ramp function and to change the divisional ratio. The signals may vary according to different linear ramp functions. The different ramp functions may include different slopes and initiation time values.

    DIGITAL PHASE LOCKED LOOP AND OPERATING METHOD OF DIGITAL PHASE LOCKED LOOP

    公开(公告)号:US20180375523A1

    公开(公告)日:2018-12-27

    申请号:US15861962

    申请日:2018-01-04

    Abstract: A digital phase locked loop includes a digital phase detector, a digital loop filter, a digital controlled oscillator, a first divider that divides the second frequency of the oscillation signal depending on a first division value and outputs the division result as a division signal having a third frequency, a second divider that divides the second frequency of the oscillation signal depending on a second division value and outputs the division result as an output signal having a final frequency, a dithering block that receives the division signal and performs dithering on the first division value based on a preset pattern as cycles of the division signal pass, and a digital phase domain filter that performs second low pass filtering on the division signal in a phase domain and outputs the result of the second low pass filtering as the feedback signal.

    Digital phase locked loop and operating method of digital phase locked loop

    公开(公告)号:US10158367B1

    公开(公告)日:2018-12-18

    申请号:US15861962

    申请日:2018-01-04

    CPC classification number: H03L7/235 H03K5/135 H03L7/095 H03L7/18 H03L2207/08

    Abstract: A digital phase locked loop includes a digital phase detector, a digital loop filter, a digital controlled oscillator, a first divider that divides the second frequency of the oscillation signal depending on a first division value and outputs the division result as a division signal having a third frequency, a second divider that divides the second frequency of the oscillation signal depending on a second division value and outputs the division result as an output signal having a final frequency, a dithering block that receives the division signal and performs dithering on the first division value based on a preset pattern as cycles of the division signal pass, and a digital phase domain filter that performs second low pass filtering on the division signal in a phase domain and outputs the result of the second low pass filtering as the feedback signal.

    Antenna and electronic device comprising the same

    公开(公告)号:US12199654B2

    公开(公告)日:2025-01-14

    申请号:US17721581

    申请日:2022-04-15

    Abstract: An antenna and an electronic device including the same are provided. The electronic device includes a first housing including a first conductive portion through a portion of a side surface and including a first space, a second housing slidable along a first direction from the first housing, a flexible display including at least a partially variable display area when transitioning from a slide-in state to a slide-out state, and a wireless communication circuit disposed in the first space and configured to transmit or receive a wireless signal in a frequency band through the first conductive portion. The first conductive portion includes a first portion having a first length along the first direction, a second portion spaced apart from the first portion at a predetermined interval and having a second length in the first direction, and a third portion connecting to a first end of the first portion and a first end of the second portion. The frequency band is determined based on a third length extending from the first portion, through the third portion, to the second portion.

    Non-linear spread spectrum profile generator using linear combination

    公开(公告)号:US10804907B2

    公开(公告)日:2020-10-13

    申请号:US16290067

    申请日:2019-03-01

    Abstract: A non-linear spread spectrum clock generator using a linear combination may include a phase locked loop configured to receive a reference signal and generate an output signal according to the reference signal and a feedback signal that compensates for the output signal. The phase locked loop may include a divider configured to generate the feedback signal by dividing the output signal by a divisional ratio. The non-linear spread spectrum clock generator may include a non-linear profile generator configured to generate a non-linear signal by selectively outputting selected ones of a plurality of signals according to the absolute magnitudes of the signals and a delta-sigma modulator configured to receive the outputted linear ramp function and to change the divisional ratio. The signals may vary according to different linear ramp functions. The different ramp functions may include different slopes and initiation time values.

Patent Agency Ranking