-
公开(公告)号:US12236104B2
公开(公告)日:2025-02-25
申请号:US17889117
申请日:2022-08-16
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Dae-Jeong Kim , Tae-Kyeong Ko , Nam Hyung Kim , Do-Han Kim , Deokho Seo , Ho-Young Lee , Insu Choi
Abstract: An operation method of a memory controller, which is configured to control a memory module including a plurality of memory devices and at least one error correction code (ECC) device, is provided. The method includes reading a data set including user data stored in the plurality of memory devices and ECC data stored in the at least one ECC device, based on a read command and a first address, and writing uncorrectable data in a memory area, which is included in each of the plurality of memory devices and the at least one ECC device and corresponds to the first address, when an error of the user data is not corrected based on the ECC data.
-
公开(公告)号:US11157342B2
公开(公告)日:2021-10-26
申请号:US16164103
申请日:2018-10-18
Applicant: Samsung Electronics Co., Ltd.
Inventor: Wonjae Shin , Tae-Kyeong Ko , Dae-Jeong Kim , Sung-Joon Kim , Wooseop Kim , Chanik Park , Yongjun Yu , Insu Choi , Hui-Chung Byun , JongYoung Lee
IPC: G06F11/07
Abstract: A memory system includes a processor that includes cores and a memory controller, and a first semiconductor memory module that communicates with the memory controller. The cores receive a call to perform a first exception handling in response to detection of a first error when the memory controller reads first data from the first semiconductor memory module. A first monarchy core of the cores performs the first exception handling and the remaining cores of the cores return to remaining operations previously performed.
-
公开(公告)号:US09129702B2
公开(公告)日:2015-09-08
申请号:US14336337
申请日:2014-07-21
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Dae-Jeong Kim , Heon Lee , Hoon-Chang Yang , Kwang-Woo Lee
IPC: G11C7/00 , G11C11/406 , G11C29/02
CPC classification number: G11C11/406 , G11C11/40615 , G11C11/40618 , G11C11/40622 , G11C29/02 , G11C2211/4065 , G11C2211/4068
Abstract: A method is provided for refreshing a volatile memory. The method includes storing address information about a weak cell row address that is to be refreshed according to a weak cell refresh period that is shorter than a refresh period, performing a counting operation for generating a refresh row address, comparing the refresh row address with the address information, refreshing the weak cell row address when a result of the comparison shows that the refresh row address and the weak cell row address of the address information coincide with each other, changing the weak cell row address by changing a pointer of the address information, and refreshing the changed weak cell row address according to the weak cell refresh period.
Abstract translation: 提供了一种刷新易失性存储器的方法。 该方法包括根据短于刷新周期的弱小区刷新周期来存储关于要更新的弱小区行地址的地址信息,执行用于生成刷新行地址的计数操作,将刷新行地址与 地址信息,当比较结果表明地址信息的刷新行地址和弱单元行地址彼此一致时刷新弱单元行地址,通过改变地址信息的指针来改变弱单元行地址 ,并且根据弱小区刷新周期刷新改变的弱小区行地址。
-
4.
公开(公告)号:US11210208B2
公开(公告)日:2021-12-28
申请号:US16162821
申请日:2018-10-17
Applicant: Samsung Electronics Co., Ltd.
Inventor: Dae-Jeong Kim , Jiseok Kang , Tae-Kyeong Ko , Sung-Joon Kim , Wooseop Kim , Chanik Park , Wonjae Shin , Yongjun Yu , Insu Choi
Abstract: A memory system includes a nonvolatile memory module and a first controller configured to control the nonvolatile memory module. The nonvolatile memory module includes a volatile memory device, a nonvolatile memory device, and a second controller configured to control the volatile memory device and the nonvolatile memory device. The first controller may be configured to transmit a read request to the second controller. When, during a read operation according to the read request, normal data is not received from the nonvolatile memory device, the first controller may perform one or more retransmits of the read request to the second controller without a limitation on a number of times that the first controller performs the one or more retransmits of the read request.
-
公开(公告)号:US10922170B2
公开(公告)日:2021-02-16
申请号:US16412468
申请日:2019-05-15
Applicant: Samsung Electronics Co., Ltd.
Inventor: Dae-Jeong Kim , Sung-Joon Kim , Wonjae Shin , Yongjun Yu , Changmin Lee , Insu Choi
IPC: G11C29/00 , G06F11/10 , G11C11/406 , G11C11/00 , G11C29/52
Abstract: A memory system includes a memory device having a plurality of volatile memory modules therein, and a memory controller, which is electrically coupled to the plurality of volatile memory modules. The memory controller is configured to correct an error in a first of the plurality of volatile memory modules in response to generation of an alert signal by the first of the plurality of volatile memory modules, concurrently with an operation to refresh at least a portion of a second of the plurality of volatile memory modules upon the generation of the alert signal.
-
6.
公开(公告)号:US20210042046A1
公开(公告)日:2021-02-11
申请号:US17082448
申请日:2020-10-28
Applicant: Samsung Electronics Co., Ltd.
Inventor: Yongjun Yu , Insu Choi , Dae-Jeong Kim , Sung-Joon Kim , Wonjae Shin
IPC: G06F3/06 , G06F12/0802
Abstract: Memory systems include a first semiconductor memory module and a processor. The processor is configured to access the first semiconductor memory module by units of a page, and further configured to respond to an occurrence of a page fault in a specific page, which is associated with a virtual address corresponding to an access target, by adjusting a number of pages and allocating pages in the first semiconductor memory module corresponding to the adjusted number of the pages, which are associated with the virtual address.
-
公开(公告)号:US10884655B2
公开(公告)日:2021-01-05
申请号:US16386645
申请日:2019-04-17
Applicant: Samsung Electronics Co., Ltd.
Inventor: Minsu Kim , Tae-Kyeong Ko , Dae-Jeong Kim , Do-Han Kim , Sung-Joon Kim , Wonjae Shin , Kwanghee Lee , Changmin Lee , Insu Choi
IPC: G06F3/06 , G06F12/0891 , G06F12/1009 , G06F12/02
Abstract: A storage module includes a dynamic random access memory (DRAM) device, a nonvolatile memory device, and a high-speed buffer memory. An method of operating the storage module includes copying target data stored in the nonvolatile memory device to the high-speed buffer memory in response to an external device entering a page fault mode, receiving a first refresh command from the external device, and, in response to the first refresh command, performing a first refresh operation associated with the DRAM device and moving the target data copied to the high-speed buffer memory to the DRAM device during a first refresh reference time.
-
公开(公告)号:US10740010B2
公开(公告)日:2020-08-11
申请号:US16205357
申请日:2018-11-30
Applicant: Samsung Electronics Co., Ltd.
Inventor: Sung-Joon Kim , Dae-Jeong Kim , Wonjae Shin , Yongjun Yu , Insu Choi
IPC: G06F3/06
Abstract: A memory module includes a first type memory, a second type memory, a serial presence detect device and a controller. The serial presence detect device is configured to transfer capacity information of the second type memory to an external host device, during an initialization operation. The controller is configured to transfer a training command for the second type memory received from the external host device to the first type memory, during a training operation, which follows in time the initialization operation.
-
公开(公告)号:US11887692B2
公开(公告)日:2024-01-30
申请号:US17535861
申请日:2021-11-26
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Wonjae Shin , Nam Hyung Kim , Dae-Jeong Kim , Do-Han Kim , Deokho Seo , Insu Choi
CPC classification number: G11C7/222 , G11C7/1009 , G11C7/109 , G11C7/1063 , G11C8/18
Abstract: An operation method of a memory device, having a plurality of memory cells, includes receiving a partial write command, which includes a partial write enable signal (PWE) and a plurality of mask signals, during a command/address input interval. A data strobe signal is received through a data strobe line after receiving the partial write command Data is received through a plurality of data lines in synchronization with the data strobe signal during a data input interval. A part of the data is stored in the plurality of memory cells based on the plurality of mask signals, in response to the partial write enable signal, during a data write interval.
-
公开(公告)号:US11321177B2
公开(公告)日:2022-05-03
申请号:US17108331
申请日:2020-12-01
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Minsu Kim , Nam Hyung Kim , Dae-Jeong Kim , Do-Han Kim , Deokho Seo , Wonjae Shin , Yongjun Yu , Changmin Lee , Insu Choi
IPC: G06F11/10 , G11C11/4091 , G11C11/408
Abstract: A memory device includes a peripheral circuit communicating with memory banks. Each of the banks includes a memory cell array including memory cells, a row decoder connected with the memory cells through word lines, bit line sense amplifiers connected with the memory cells through bit lines including first bit lines and second bit lines, and a column decoder configured to connect the bit line sense amplifiers with the peripheral circuit. The memory cell array includes a first section connected with the first bit lines and a second section connected with the second bit lines, and the first section and second section are independent of each other with regard to a row-dependent error.
-
-
-
-
-
-
-
-
-