公开(公告)号：US20220407949A1

公开(公告)日：2022-12-22

申请号：US17679412

申请日：2022-02-24

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Yong-Yun PARK ,  Kyungho RYU ,  Kilhoon LEE ,  Hyunwook LIM ,  Youngmin CHOI ,  Kyungae KIM

IPC: H04L69/324

Abstract: Disclosed is an operating method of an encoder, which includes receiving a first bit stream including first to N-th bits, determining at least one symbol in the first bit stream, wherein the at least one symbol includes “M” consecutive bits each having the first bit value or the second bit value, and generating a first data packet including a first header and at least one packet symbol. The first header includes a least symbol address of a first symbol of the at least one symbol and an inverted value of a bit value of the first bit, a first packet symbol of the at least one packet symbol includes a bit value of the first symbol, a least symbol address of a second symbol of the at least one symbol, and an inverted value of a bit value of a next bit of the first symbol.

公开(公告)号：US20230246801A1

公开(公告)日：2023-08-03

申请号：US18192742

申请日：2023-03-30

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Jungpil LIM ,  Kyungho RYU ,  Kilhoon LEE ,  Hyunwook LIM

IPC: H04L7/00 ,  H03L7/10 ,  H03L7/099 ,  H03L7/089 ,  H03L7/113

CPC classification number: H04L7/0033 ,  H04L7/0087 ,  H03L7/102 ,  H03L7/099 ,  H03L7/0891 ,  H03L7/113

Abstract: A display device including: a timing controller outputting a reference dock signal and a data packet, wherein the data packet includes a dock signal embedded in a data signal; a dock and data recovery (CDR) circuit receiving the reference clock signal and the data packet; and a display panel displaying an image based on the data packet, wherein, when the CDR circuit receives the reference clock signal, a frequency band of the reference clock signal is detected using a first internal clock signal, a parameter associated with jitter characteristics of the clock and data recovery circuit is adjusted according to the detected frequency band, and a second internal clock signal is output by adjusting a frequency of the first internal clock signal, and when the CDR circuit receives the data packet, the data signal and a clock signal synchronized with the data signal are recovered from the data packet.

公开(公告)号：US20180083641A1

公开(公告)日：2018-03-22

申请号：US15650263

申请日：2017-07-14

Applicant: Samsung Electronics Co., Ltd.

Inventor： Kyungho RYU ,  Dongmyung LEE ,  JaeYoul LEE ,  Kilhoon LEE ,  Jung-Pil LIM

IPC: H03L7/081 ,  H03L7/087 ,  H03L7/07 ,  H03K5/05 ,  H03K5/24 ,  G06F1/10

CPC classification number: H03L7/0814 ,  G06F1/10 ,  H03K5/05 ,  H03K5/2481 ,  H03L7/07 ,  H03L7/0812 ,  H03L7/0818 ,  H03L7/087

Abstract: A delay locked loop includes a first delay line and a second delay line. The first delay line is configured to generate a first delay clock, signal by passing an input clock, signal through a first number of logic gates among a plurality of logic gates and a second delay clock signal by passing the input clock signal through a second number of logic gates among the plurality of logic gates. The second delay line is configured to output an output clock signal based on one of a first signal having a first phase of the first delay clock signal, a second signal having a second phase of the second delay clock signal, and an interpolation signal having a third phase adjusted in stages by a reference value between the first phase and the second phase.

公开(公告)号：US20230378963A1

公开(公告)日：2023-11-23

申请号：US18074775

申请日：2022-12-05

Applicant: SAMSUNG ELECTRONICS CO., LTD

Inventor： Kyungho RYU ,  Yongil KWON ,  Kilhoon LEE ,  Jung-Pil LIM ,  Hyunwook LIM

IPC: H03L7/091 ,  H04L7/033 ,  H04L7/00 ,  G06F1/10 ,  G11C7/22

CPC classification number: H03L7/091 ,  H04L7/033 ,  H04L7/0037 ,  H04L7/0087 ,  G06F1/10 ,  G11C7/222

Abstract: The present disclosure provides methods and apparatuses for correcting skew. In some embodiments, a skew correcting device includes a plurality of samplers configured to sample first data based on a plurality of data clock signals with different phases, and a plurality of edge selectors configured to determine to switch at least one data clock signal of the plurality of data clock signals to an edge clock signal according to a sampling result of the plurality of samplers.

公开(公告)号：US20230143912A1

公开(公告)日：2023-05-11

申请号：US17985599

申请日：2022-11-11

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Kyungho RYU ,  Kyongho KIM ,  Yongyun PARK ,  Kilhoon LEE ,  Yeongcheol RHEE ,  Taeho LEE ,  Hyunwook LIM

IPC: G09G5/00

CPC classification number: G09G5/008 ,  G09G2370/04

Abstract: Provided is a display driving circuit. The display driving circuit includes a clock data recovery circuit configured to receive a data signal and generate a clock signal and a first output data signal, an eye margin test circuit configured to sample the data signal by using the clock signal, based on a vertical measurement voltage and generate a second output data signal, and a bit error check circuit configured to measure a bit error rate of the data signal, based on the first output data signal and the second output data signal, wherein the clock data recovery circuit includes a jitter generator configured to generate jitter of the clock signal such that a jitter amplitude varies according to a horizontal control signal.

公开(公告)号：US20220006604A1

公开(公告)日：2022-01-06

申请号：US17476782

申请日：2021-09-16

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Jungpil LIM ,  Kyungho RYU ,  Kilhoon LEE ,  Hyunwook LIM

IPC: H04L7/00 ,  H03L7/10

Abstract: A display device including: a timing controller outputting a reference clock signal and a data packet, wherein the data packet includes a clock signal embedded in a data signal; a clock and data recovery (CDR) circuit receiving the reference clock signal and the data packet; and a display panel displaying an image based on the data packet, wherein, when the CDR circuit receives the reference clock signal, a frequency band of the reference clock signal is detected using a first internal clock signal, a parameter associated with jitter characteristics of the clock and data recovery circuit is adjusted according to the detected frequency band, and a second internal clock signal is output by adjusting a frequency of the first internal clock signal, and when the CDR circuit receives the data packet, the data signal and a clock signal synchronized with the data signal are recovered from the data packet.

公开(公告)号：US20240235903A9

公开(公告)日：2024-07-11

申请号：US18237638

申请日：2023-08-24

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Kyungho RYU ,  Hyunwook LIM ,  Beomcheol KIM ,  Jung-Pil LIM

IPC: H04L25/03

CPC classification number: H04L25/03267 ,  H04L25/03878

Abstract: A receiver includes a first equalizer that receives an input data signal through a communication channel and equalizes the input data signal based on a first control code to generate a first equalization signal, a second equalizer that equalizes the first equalization signal based on a clock signal and a second control code to generate a second equalization signal, a clock data recovery circuit that restores the clock signal based on the second equalization signal, deserializes the second equalization signal, and outputs a deserialized second equalization signal, and a controller that adjusts the first control code and the second control code based on the deserialized second equalization signal.

公开(公告)号：US20240137251A1

公开(公告)日：2024-04-25

申请号：US18237638

申请日：2023-08-23

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Kyungho RYU ,  Hyunwook LIM ,  Beomcheol KIM ,  Jung-Pil LIM

IPC: H04L25/03

CPC classification number: H04L25/03267 ,  H04L25/03878

Abstract: A receiver includes a first equalizer that receives an input data signal through a communication channel and equalizes the input data signal based on a first control code to generate a first equalization signal, a second equalizer that equalizes the first equalization signal based on a clock signal and a second control code to generate a second equalization signal, a clock data recovery circuit that restores the clock signal based on the second equalization signal, deserializes the second equalization signal, and outputs a deserialized second equalization signal, and a controller that adjusts the first control code and the second control code based on the deserialized second equalization signal.

公开(公告)号：US20230421671A1

公开(公告)日：2023-12-28

申请号：US18244107

申请日：2023-09-08

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Yong-Yun PARK ,  Kyungho RYU ,  Kilhoon LEE ,  Hyunwook LIM ,  Youngmin CHOI ,  Kyungae KIM

IPC: H04L69/324

CPC classification number: H04L69/324 ,  H04L47/43

Abstract: Disclosed is an operating method of an encoder, which includes receiving a first bit stream including first to N-th bits, determining at least one symbol in the first bit stream, wherein the at least one symbol includes “M” consecutive bits each having the first bit value or the second bit value, and generating a first data packet including a first header and at least one packet symbol. The first header includes a least symbol address of a first symbol of the at least one symbol and an inverted value of a bit value of the first bit, a first packet symbol of the at least one packet symbol includes a bit value of the first symbol, a least symbol address of a second symbol of the at least one symbol, and an inverted value of a bit value of a next bit of the first symbol.