Power amplifier circuit for multi-frequencies and multi-modes and method for operating the same
    1.
    发明授权
    Power amplifier circuit for multi-frequencies and multi-modes and method for operating the same 有权
    功率放大电路用于多频多模和方法操作

    公开(公告)号:US07876159B2

    公开(公告)日:2011-01-25

    申请号:US12023002

    申请日:2008-01-30

    IPC分类号: H03F3/68

    摘要: A multi-frequency and multi-mode power amplifier is provided. The amplifier has a carrier power amplifier and a peaking power amplifier. The carrier power amplifier receives a first signal and outputs a first amplified signal, in which a first transistor size adjusting unit is included to adjust an equivalent transistor size based on a mode indication signal. The peaking power amplifier receives a second signal and outputs a second amplified signal, in which a second transistor size adjusting unit is included to adjust an equivalent transistor size based on the mode indication signal.

    摘要翻译: 提供多频和多模功率放大器。 该放大器具有载波功率放大器和峰值功率放大器。 载波功率放大器接收第一信号并输出​​第一放大信号,其中包括第一晶体管尺寸调整单元以基于模式指示信号调整等效晶体管尺寸。 峰化功率放大器接收第二信号并输出​​第二放大信号,其中包括第二晶体管尺寸调整单元以基于模式指示信号调整等效晶体管尺寸。

    POWER AMPLIFIER CIRCUIT FOR MULTI-FREQUENCIES AND MULTI-MODES AND METHOD FOR OPERATING THE SAME
    2.
    发明申请
    POWER AMPLIFIER CIRCUIT FOR MULTI-FREQUENCIES AND MULTI-MODES AND METHOD FOR OPERATING THE SAME 有权
    用于多频率的功率放大器电路和多模式及其操作方法

    公开(公告)号:US20090045877A1

    公开(公告)日:2009-02-19

    申请号:US12023002

    申请日:2008-01-30

    IPC分类号: H03F3/68

    摘要: A multi-frequency and multi-mode power amplifier is provided. The amplifier has a carrier power amplifier and a peaking power amplifier. The carrier power amplifier receives a first signal and outputs a first amplified signal, in which a first transistor size adjusting unit is included to adjust an equivalent transistor size based on a mode indication signal. The peaking power amplifier receives a second signal and outputs a second amplified signal, in which a second transistor size adjusting unit is included to adjust an equivalent transistor size based on the mode indication signal.

    摘要翻译: 提供多频和多模功率放大器。 该放大器具有载波功率放大器和峰值功率放大器。 载波功率放大器接收第一信号并输出​​第一放大信号,其中包括第一晶体管尺寸调整单元以基于模式指示信号调整等效晶体管尺寸。 峰化功率放大器接收第二信号并输出​​第二放大信号,其中包括第二晶体管尺寸调整单元以基于模式指示信号调整等效晶体管尺寸。

    Mold assembly
    4.
    发明授权
    Mold assembly 有权
    模具总成

    公开(公告)号:US09004894B2

    公开(公告)日:2015-04-14

    申请号:US13117110

    申请日:2011-05-26

    摘要: A mold assembly for insert-molding a heterogeneous object includes an upper mold and a lower mold. The upper mold includes a cavity for accommodating an insert object. The lower mold includes a rigid body and a resilient contact member for resting the insert object. The resilient contact member absorbs dimensional variations of the insert object during the insert molding process.

    摘要翻译: 用于嵌入成型异质物体的模具组件包括上模和下模。 上模包括用于容纳插入物体的空腔。 下模包括刚性体和用于搁置插入物的弹性接触构件。 弹性接触构件在插入成型过程中吸收插入物体的尺寸变化。

    PROVIDING VERSIONING IN A STORAGE DEVICE
    6.
    发明申请
    PROVIDING VERSIONING IN A STORAGE DEVICE 有权
    在存储设备中提供版本

    公开(公告)号:US20110238888A1

    公开(公告)日:2011-09-29

    申请号:US12749186

    申请日:2010-03-29

    IPC分类号: G06F12/00 G06F12/02 G06F12/06

    摘要: Provided are a computer program product, system and method for managing Input/Output (I/O) requests to a storage device. A write request is received having write data for a logical address in the storage device. A determination is made as to whether preserve mode is enabled. A first entry is located in a volume control table for the logical address indicating a version number of the data in the storage device for the logical address and a first physical location in the storage device having the data for the logical address. The write data is written to a second physical location in the storage device. A second entry is added to the volume control table for the logical address to write in response to determining that the preserve mode is enabled. In response to determining that the preserve mode is enabled, the volume control table is updated to have one of the first and second entry for the logical address point to the second physical location and have the version number indicate a current version and to have the first or second entry not indicating the current version to indicate the first physical location and the version number indicate a previous version.

    摘要翻译: 提供了一种用于管理对存储设备的输入/输出(I / O)请求的计算机程序产品,系统和方法。 接收到具有用于存储设备中的逻辑地址的写入数据的写入请求。 确定是否启用保留模式。 第一条目位于用于逻辑地址的音量控制表中,该逻辑地址指示用于逻辑地址的存储设备中的数据的版本号以及具有用于逻辑地址的数据的存储设备中的第一物理位置。 写入数据被写入存储设备中的第二物理位置。 响应于确定保持模式被启用,第二个条目被添加到音量控制表中以供写入的逻辑地址。 响应于确定保持模式被启用,音量控制表被更新为具有用于逻辑地址的第一和第二条目中的一个到第二物理位置,并且版本号指示当前版本并且具有第一 或第二条目不指示当前版本以指示第一物理位置,并且版本号指示先前版本。

    PROCESSING READ AND WRITE REQUESTS IN A STORAGE CONTROLLER
    9.
    发明申请
    PROCESSING READ AND WRITE REQUESTS IN A STORAGE CONTROLLER 失效
    在存储控制器中处理读取和写入请求

    公开(公告)号:US20110191540A1

    公开(公告)日:2011-08-04

    申请号:US12699805

    申请日:2010-02-03

    IPC分类号: G06F12/08

    摘要: Provided are a method, system, and computer program product for processing read and write requests in a storage controller. A host adaptor in the storage controller receives a write request from a host system for a storage address in a storage device. The host adaptor sends write information indicating the storage address updated by the write request to a device adaptor in the storage controller. The host adaptor writes the write data to a cache in the storage controller. The device adaptor indicates the storage address indicated in the write information to a modified storage address list stored in the device adaptor, wherein the modified storage address list indicates modified data in the cache for storage addresses in the storage device.

    摘要翻译: 提供了一种用于在存储控制器中处理读取和写入请求的方法,系统和计算机程序产品。 存储控制器中的主机适配器从主机系统接收存储设备中存储地址的写入请求。 主机适配器向存储控制器中的设备适配器发送表示由写入请求更新的存储地址的写入信息。 主机适配器将写入数据写入存储控制器中的高速缓存。 设备适配器将写入信息中指示的存储地址指示到存储在设备适配器中的修改的存储地址列表,其中修改的存储地址列表指示高速缓存中用于存储设备中的存储地址的修改数据。

    Cluster code management
    10.
    发明授权
    Cluster code management 失效
    集群代码管理

    公开(公告)号:US07774785B2

    公开(公告)日:2010-08-10

    申请号:US11169251

    申请日:2005-06-28

    IPC分类号: G06F9/46 G06F9/44

    摘要: A first logical partition in a first processing complex of a server cluster is operated at a first level of a software code. Software code in a second logical partition in the same processing complex is changed to a second level. Processing operations are transferred from the first logical partition in the first processing complex to a third logical partition in a second processing complex of the server cluster. In another aspect, the transferring of processing operations includes quiescing the first logical partition to cause a failover of processing operations from the first logical partition in the first processing complex, to the third logical partition in the second processing complex. In yet another aspect, a failback operation is performed and a first portion of the processing operations are transferred from the third logical partition in the second processing complex, to the second logical partition in the first processing complex. In still another aspect, a second portion of the processing operations may be transferred from the third logical partition in the second processing complex, to the second logical partition in the first processing complex of the server cluster. In one example, the transferring of the second portion of processing operations includes quiescing the third logical partition to cause a failover of processing operations from the third logical partition in the second processing complex, to the second logical partition in the first processing complex. Other embodiments are described and claimed.

    摘要翻译: 服务器集群的第一处理复合体中的第一逻辑分区在软件代码的第一级操作。 相同处理组合中第二个逻辑分区中的软件代码更改为第二个级别。 处理操作从第一处理复合体中的第一逻辑分区传送到服务器集群的第二处理复合体中的第三逻辑分区。 在另一方面,处理操作的传送包括使第一逻辑分区停顿以使处理操作从第一处理复数中的第一逻辑分区到第二处理复合体中的第三逻辑分区的故障转移。 在另一方面,执行故障恢复操作,并且处理操作的第一部分从第二处理复合体中的第三逻辑分区传送到第一处理复合体中的第二逻辑分区。 在另一方面,处理操作的第二部分可以从第二处理复合体中的第三逻辑分区传送到服务器集群的第一处理复合体中的第二逻辑分区。 在一个示例中,第二部分处理操作的传送包括使第三逻辑分区停顿以使处理操作从第二处理复合体中的第三逻辑分区到第一处理复合体中的第二逻辑分区的故障切换。 描述和要求保护其他实施例。