Magnetic field-based current measurement

    公开(公告)号:US10598700B2

    公开(公告)日:2020-03-24

    申请号:US15395789

    申请日:2016-12-30

    摘要: One example includes a current measurement system. The system includes at least two magnetic field sensors positioned proximal to and in a predetermined arrangement with respect to a current conductor, each of the magnetic field sensors being configured to measure magnetic field associated with a current flowing in the current conductor and provide respective magnetic field measurements. The system also includes a current measurement processor configured to implement a mathematical algorithm based on a Taylor series expansion of the magnetic field measurements to calculate an amplitude of the current based on the mathematical algorithm.

    Fluxgate-based current sensor
    4.
    发明授权

    公开(公告)号:US09778288B2

    公开(公告)日:2017-10-03

    申请号:US14986121

    申请日:2015-12-31

    IPC分类号: G01R15/18 G01R19/00

    摘要: Operating a current sensor by conducting a current serially through a first region and a second region of an electrically conductive member. A first magnetic field produced by the current in the first region is sensed using a first magnetic field based current (MFBC) sensor having a first sensitivity. The sensitivity of a second MFBC is reduced. A second magnetic field produced by the current in the second region is sensed using the second MFBC sensor having a reduced sensitivity, in which the reduced sensitivity is lower than the first sensitivity. A magnitude of the current is calculated based on the first magnetic field and the second magnetic field. A dynamic range of the current sensor is extended by calculating a magnitude of the current using the second magnetic field after the first MFBC is saturated.

    DUAL MODE MEMORY ARRAY SECURITY APPARATUS, SYSTEMS AND METHODS
    6.
    发明申请
    DUAL MODE MEMORY ARRAY SECURITY APPARATUS, SYSTEMS AND METHODS 审中-公开
    双模式存储器阵列安全设备,系统和方法

    公开(公告)号:US20170011790A1

    公开(公告)日:2017-01-12

    申请号:US14794560

    申请日:2015-07-08

    IPC分类号: G11C11/22 H04L9/08 H01L27/115

    摘要: Read-only (“RO”) data consisting of a physically unclonable function (“PUF”) pattern is written to a ferroelectric random-access memory (“FRAM”) memory array. The FRAM array is baked to imprint the PUF pattern with a selected average depth of imprint and a corresponding average read reliability. The average depth of imprint and corresponding average read reliability are determined during testing after baking The PUF pattern as read after baking is compared to the PUF pattern as written prior to baking Additional PUF pattern writing and baking cycles may be performed until the average depth of imprint and associated read reliability reach a first selected level. Integrated circuits determined to be over-imprinted by exceeding a second selected level may be rejected. The first and second levels of PUF pattern imprint are selected such as to produce FRAM arrays with a unique fingerprint for each individual FRAM array-containing integrated circuit.

    摘要翻译: 包含物理不可克隆功能(“PUF”)模式的只读(“RO”)数据被写入铁电随机存取存储器(“FRAM”)存储器阵列。 烘烤FRAM阵列以打印具有所选择的平均印刷深度和相应的平均读取可靠性的PUF图案。 在烘烤后的测试期间确定平均印痕深度和相应的平均读取可靠性将烘烤后读取的PUF图案与烘烤前书写的PUF图案进行比较可以进行其它PUF图案书写和烘烤循环,直到平均印痕深度 并且相关的读取可靠性达到第一选定的级别。 被确定为超过第二选定电平的印刷电路的集成电路可能被拒绝。 选择第一和第二级PUF图案印记,以便为每个含有FRAM阵列的集成电路产生具有唯一指纹的FRAM阵列。

    Methods and Apparatus for Reducing Noise, Power and Settling Time in Multi-Modal Analog Multiplexed Data Acquisition Systems
    7.
    发明申请
    Methods and Apparatus for Reducing Noise, Power and Settling Time in Multi-Modal Analog Multiplexed Data Acquisition Systems 有权
    用于降低多模态模拟多路复用数据采集系统中噪声,功率和稳定时间的方法和装置

    公开(公告)号:US20160380660A1

    公开(公告)日:2016-12-29

    申请号:US15084052

    申请日:2016-03-29

    IPC分类号: H04B1/10

    摘要: Reduced noise and power with rapid settling time and increased performance in multi-modal analog multiplexed data acquisition systems. An example apparatus arrangement includes a circuit input configured to receive a plurality of analog input signals; an analog to digital converter circuit configured to output a digital representation of an analog voltage; a selection circuit configured to select one of the analog input signals received at the circuit input; a buffer coupled to receive the selected one of the analog input signals; a filter coupled to the buffer and configured to perform a high bandwidth sample operation and a low bandwidth sample operation and having a filter output, responsive to a control signal; and a sampling capacitor coupled to the filter to sample the filter output, and having an output coupled to the analog to digital converter. Methods and additional apparatus arrangements are disclosed.

    摘要翻译: 在多模式模拟复用数据采集系统中,通过快速建立时间和更高性能降低噪声和功耗。 示例性装置配置包括被配置为接收多个模拟输入信号的电路输入; 模数转换器电路,被配置为输出模拟电压的数字表示; 选择电路,被配置为选择在所述电路输入处接收的所述模拟输入信号之一; 耦合以接收所选择的一个模拟输入信号的缓冲器; 滤波器,耦合到所述缓冲器并且被配置为响应于控制信号执行高带宽采样操作和低带宽采样操作并具有滤波器输出; 以及耦合到所述滤波器以对所述滤波器输出进行采样并且具有耦合到所述模数转换器的输出的采样电容器。 公开了方法和附加装置布置。

    Error correction code management of write-once memory codes

    公开(公告)号:US10191801B2

    公开(公告)日:2019-01-29

    申请号:US15678315

    申请日:2017-08-16

    摘要: Disclosed embodiments include an electronic device having a write-once memory (WOM) and a memory controller. The memory controller includes a host interface receiving a data word including first and second symbols, each having at least two bits, a WOM controller that encodes the first and second symbols and outputs a WOM-encoded word including first and second WOM codes corresponding to the first and second symbols, respectively, an error correction code (ECC) controller that encodes the WOM-encoded word and outputs an ECC-encoded word including the first and second WOM codes and a first set of ECC bits corresponding to a first write operation, and a memory device interface that writes the ECC-encoded word the WOM device in the first write operation. Each of the first and second WOM codes include at least three bits with at least two of the at least three bits having the same logic value.