公开(公告)号：US06509274B1

公开(公告)日：2003-01-21

申请号：US09632486

申请日：2000-08-04

申请人： Ted Guo ,  Jing-Pei Chou ,  Liang-Yuh Chen ,  Roderick C. Mosely

发明人： Ted Guo ,  Jing-Pei Chou ,  Liang-Yuh Chen ,  Roderick C. Mosely

IPC分类号： H01L21302

CPC分类号： H01L21/76843 ,  H01L21/76849 ,  H01L21/76882

摘要： A method for forming aluminum lines over aluminum-filled vias in a semiconductor substrate that can compensate for some misalignment between the filled vias and the lines. By alternately depositing liner-barrier layers and aluminum layers on the substrate, different etch chemistries can be used that can anisotropically etch an aluminum layer used to form the lines without etching voids in the aluminum-filled vias.

摘要翻译： 一种用于在半导体衬底中的铝填充通孔上形成铝线的方法，其可以补偿所填充的通孔和线之间的一些不对准。 通过在衬底上交替沉积衬垫阻挡层和铝层，可以使用不同的蚀刻化学性质，其可以各向异性地蚀刻用于形成线的铝层，而不会在铝填充的通孔中蚀刻空隙。

公开(公告)号：US06518176B2

公开(公告)日：2003-02-11

申请号：US09092747

申请日：1998-06-05

申请人： Ted Guo ,  Liang-Yuh Chen ,  Suchitra Subrahmanyan ,  Roderick C. Mosely

发明人： Ted Guo ,  Liang-Yuh Chen ,  Suchitra Subrahmanyan ,  Roderick C. Mosely

IPC分类号： H01L2144

CPC分类号： H01L21/76876 ,  H01L21/28518 ,  H01L21/76843 ,  H01L21/76855 ,  H01L21/76856 ,  H01L23/485 ,  H01L23/53223 ,  H01L2924/0002 ,  H01L2924/00

摘要： A contact level via and a method of performing selective deposition of a barrier layer to form a contact level via for selective aluminum metallization. Specifically, the method forms a self-aligned silicide region by depositing titanium atop a structure containing a contact level via, converting the titanium in the contact regions into titanium silicide, removing the unreacted titanium, and performing nitridation of the titanium silicide to complete a barrier layer located in only the contact region of the via. Once the barrier layer is formed, the layer can be optionally fortified through oxygen stuffing to create an effective barrier layer for aluminum metallization.

摘要翻译： 接触电平通孔和执行选择性沉积阻挡层以形成用于选择性铝金属化的接触电平通路的方法。 具体地，该方法通过在包含接触电平通孔的结构上方沉积钛而形成自对准硅化物区域，将接触区域中的钛转化为硅化钛，除去未反应的钛，并进行硅化钛的氮化以完成阻挡层 层位于通孔的接触区域中。 一旦形成了阻挡层，就可以通过氧气填充来选择性地强化该层，以产生用于铝金属化的有效阻挡层。

公开(公告)号：US6077781A

公开(公告)日：2000-06-20

申请号：US620405

申请日：1996-03-22

申请人： Ted Guo ,  Liang-Yuh Chen ,  Mehul Naik ,  Roderick C. Mosely

发明人： Ted Guo ,  Liang-Yuh Chen ,  Mehul Naik ,  Roderick C. Mosely

IPC分类号： H01L21/285 ,  C23C14/56 ,  C23C16/54 ,  H01L21/28 ,  H01L21/3205 ,  H01L21/677 ,  H01L21/768 ,  H01L23/522 ,  H01L21/44

CPC分类号： C23C14/568 ,  C23C16/54 ,  H01L21/32051 ,  H01L21/76843 ,  H01L21/76876 ,  H01L21/76877 ,  H01L21/76879

摘要： The present invention relates generally to an improved apparatus and process for providing uniform step coverage on a substrate and planarization of metal layers to form continuous, void-free contacts or vias in sub-half micron aperture width applications. In one aspect of the invention, a dielectric layer is formed over a conducting member. A thin nucleation layer is then deposited onto the dielectric layer prior to etching high aspect ratio apertures through the nucleation and dielectric layers to expose the underlying conducting member on the aperture floor. A CVD metal layer is then deposited onto the structure to achieve selective deposition within the apertures, while preferably also forming a blanket layer on the field. The present apparatus and process reduce the number of steps necessary to fabricate CVD metal interconnects and layers that are substantially void-free and planarized. The metallization process is preferably carried out in an integrated processing system that includes both a PVD and CVD processing chamber so that once the substrate is introduced into a vacuum environment, the metallization of the apertures to form vias and contacts occurs without the formation of oxides between the layers.

摘要翻译： 本发明一般涉及一种改进的装置和方法，用于在衬底上提供均匀的台阶覆盖和金属层的平坦化，以在半微米孔径宽度应用中形成连续的无空隙触点或通孔。 在本发明的一个方面中，在导电部件上形成电介质层。 然后在蚀刻通过成核和电介质层的高纵横比孔之前将薄的成核层沉积到介电层上，以露出孔底板上的下面的导电构件。 然后将CVD金属层沉积到结构上以实现孔内的选择性沉积，同时优选地还在场上形成覆盖层。 本装置和工艺减少了制造基本上无空隙和平坦化的CVD金属互连和层所需的步骤数量。 金属化处理优选在包括PVD和CVD处理室的一体化处理系统中进行，使得一旦将衬底引入真空环境中，孔的金属化形成通孔和接触，而不会在两者之间形成氧化物之间 层。

公开(公告)号：US06458684B1

公开(公告)日：2002-10-01

申请号：US09497390

申请日：2000-02-03

申请人： Ted Guo ,  Liang-Yuh Chen ,  Mehul Naik ,  Roderick C. Mosely

发明人： Ted Guo ,  Liang-Yuh Chen ,  Mehul Naik ,  Roderick C. Mosely

IPC分类号： H01L2144

CPC分类号： C23C14/568 ,  C23C16/54 ,  H01L21/32051 ,  H01L21/76843 ,  H01L21/76876 ,  H01L21/76877 ,  H01L21/76879

摘要： The present invention relates generally to an improved apparatus and process for providing uniform step coverage on a substrate and planarization of metal layers to form continuous, void-free contacts or vias in sub-half micron aperture width applications. In one aspect of the invention, a dielectric layer is formed over a conducting member. A thin nucleation layer is then deposited onto the dielectic layer prior to etching high aspect ratio apertures through the nucleation and dielectric layers to expose the underlying conducting member on the aperture floor. A CVD metal layer is then deposited onto the structure to achieve selective deposition within the apertures, while preferably also forming a blanket layer on the field. The present apparatus and process reduce the number of steps necessary to fabricate CVD metal interconnects and layers that are substantially void-free and planarized. The metallization process is preferably carried out in an integrated processing system that includes both a PVD and CVD processing chamber so that once the substrate is introduced into a vacuum environment, the metallization of the apertures to form vias and contacts occurs without the formation of oxides between the layers.

摘要翻译： 本发明一般涉及一种改进的装置和方法，用于在衬底上提供均匀的台阶覆盖和金属层的平坦化，以在半微米孔径宽度应用中形成连续的无空隙触点或通孔。 在本发明的一个方面中，在导电部件上形成电介质层。 然后在蚀刻通过成核和电介质层的高纵横比孔之前将薄的成核层沉积到介电层上，以暴露孔底板上的下面的导电构件。 然后将CVD金属层沉积到结构上以实现孔内的选择性沉积，同时优选地还在场上形成覆盖层。 本装置和工艺减少了制造基本上无空隙和平坦化的CVD金属互连和层所需的步骤数量。 金属化处理优选在包括PVD和CVD处理室的一体化处理系统中进行，使得一旦将衬底引入真空环境中，孔的金属化形成通孔和接触，而不会在两者之间形成氧化物之间 层。

公开(公告)号：US6066358A

公开(公告)日：2000-05-23

申请号：US611108

申请日：1996-03-05

申请人： Ted Guo ,  Liang Chen ,  Fusen Chen ,  Roderick C. Mosely

发明人： Ted Guo ,  Liang Chen ,  Fusen Chen ,  Roderick C. Mosely

IPC分类号： H01L21/285 ,  C23C14/56 ,  C23C16/54 ,  H01L21/28 ,  H01L21/3205 ,  H01L21/677 ,  H01L21/768 ,  B05D5/12 ,  C23C14/04 ,  C23C16/04 ,  C23C16/06

CPC分类号： H01L21/76876 ,  C23C14/568 ,  C23C16/54 ,  H01L21/32051 ,  H01L21/76843 ,  H01L21/76877 ,  H01L21/76879

摘要： The present invention relates generally to an improved apparatus and process for providing uniform step coverage on a substrate and planarization of conducting layers to form continuous, void-free interconnects in sub-half micron, high aspect ratio aperture width applications and highly oriented conducting layers. In one aspect of the invention, a dielectric layer is formed over a conducting or semiconducting layer and etched to form an aperture exposing the underlying conducting or semiconducting layer on the aperture floor. An ultra-thin nucleation layer is then deposited by physical vapor deposition onto the field of the dielectric layer. A CVD metal layer is then deposited onto the structure to achieve selective deposition on the floor of the aperture, while preferably also forming a highly oriented blanket layer on the field. The present apparatus and process reduce the number of steps necessary to fabricate CVD metal interconnects and layers that are substantially void-free and planarized. The metallization process is preferably carried out in an integrated processing system that includes both a PVD and CVD processing chamber so that once the substrate is introduced into a vacuum environment, the metallization of the apertures to form vias and contacts occurs without the formation of oxides between the layers.

摘要翻译： 本发明一般涉及一种改进的装置和方法，用于在衬底上提供均匀的台阶覆盖和导电层的平坦化，以形成半微米，高纵横比孔径宽度应用和高度取向导电层的连续的无空隙互连。 在本发明的一个方面，电介质层形成在导电或半导体层之上，并被蚀刻以形成露出孔底板上下面的导电或半导体层的孔。 然后通过物理气相沉积将超薄成核层沉积到介电层的场上。 然后将CVD金属层沉积到结构上以实现孔的地板上的选择性沉积，同时优选地还在场上形成高度取向的覆盖层。 本装置和工艺减少了制造基本上无空隙和平坦化的CVD金属互连和层所需的步骤数量。 金属化处理优选在包括PVD和CVD处理室的一体化处理系统中进行，使得一旦将衬底引入真空环境中，孔的金属化形成通孔和接触，而不会在两者之间形成氧化物之间 层。

公开(公告)号：US6120844A

公开(公告)日：2000-09-19

申请号：US622941

申请日：1996-03-27

申请人： Liang Chen ,  Ted Guo ,  Fusen Chen ,  Roderick C. Mosely

发明人： Liang Chen ,  Ted Guo ,  Fusen Chen ,  Roderick C. Mosely

IPC分类号： H01L21/28 ,  C23C14/56 ,  C23C16/54 ,  H01L21/02 ,  H01L21/203 ,  H01L21/285 ,  H01L21/3205 ,  H01L21/677 ,  H01L21/768 ,  C23C14/34 ,  C23C16/06 ,  C23C16/22

CPC分类号： H01L21/76876 ,  C23C14/568 ,  C23C16/54 ,  H01L21/32051 ,  H01L21/76843 ,  H01L21/76877 ,  H01L21/76879

摘要： The present invention relates generally to an improved apparatus and process to provide a thin self-aligning layer prior to forming a conducting film layer thereover to improve the film characteristics and deposition coverage. In one aspect of the invention, a dielectric layer is formed over a conducting or semiconducting layer and etched to form an aperture exposing the underlying conducting or semiconducting layer on the aperture floor. An ultra-thin nucleation layer is then deposited by either vapor deposition or chemical vapor deposition onto the field of the dielectric layer. A CVD metal layer is then deposited onto the structure to achieve selective deposition on the floor of the aperture, while preferably also forming a highly oriented blanket layer on the field. In another aspect of the invention, a thin, self-aligning layer is formed over a barrier layer prior to deposition of a conducting film thereover. It is believed that the self-aligning layer enhances the reflectivity of the films by improving the crystal structure in the resulting film and provides improved electromigration performance by providing crystal orientation. The process is preferably carried out in an integrated processing system that includes both a PVD and CVD processing chamber so that once the substrate is introduced into a vacuum environment, the process occurs without the formation of oxides between the layers.

摘要翻译： 本发明一般涉及在形成导电膜层之前提供薄的自对准层以改善膜特性和沉积覆盖的改进的装置和工艺。 在本发明的一个方面，电介质层形成在导电或半导体层之上，并被蚀刻以形成露出孔底板上下面的导电或半导体层的孔。 然后通过气相沉积或化学气相沉积将超薄成核层沉积到电介质层的场上。 然后将CVD金属层沉积到结构上以实现孔的地板上的选择性沉积，同时优选地还在场上形成高度取向的覆盖层。 在本发明的另一方面，在其上沉积导电膜之前，在阻挡层上方形成薄的自对准层。 据认为，通过改善所得膜中的晶体结构，自对准层增强了膜的反射率，并通过提供<111>晶体取向来提供改善的电迁移性能。 该方法优选在包括PVD和CVD处理室的集成处理系统中进行，使得一旦将基底引入真空环境中，则该过程发生而不在层之间形成氧化物。

公开(公告)号：US06605531B1

公开(公告)日：2003-08-12

申请号：US09127010

申请日：1998-07-31

申请人： Ted Guo ,  Wei Shi ,  Liang-Yuh Chen

发明人： Ted Guo ,  Wei Shi ,  Liang-Yuh Chen

IPC分类号： H01L214763

CPC分类号： H01L21/2855 ,  H01L21/28556 ,  H01L21/76882

摘要： The present invention provides a method for filling an aperture on a substrate by depositing a metal film on the substrate of insufficient thickness to fill the sub half-micron aperture and then annealing the substrate in a low pressure chamber at a temperature below a melting point of the deposited metal film. The present invention further provides forming a planarized film over the void-free aperture by physical vapor depositing a metal film over the annealed film.

摘要翻译： 本发明提供了一种通过在基板上沉积不足厚度的金属膜来填充基板上的孔的方法，以填充次半微米孔径，然后在低压室内在低于熔点的温度下将基板退火 沉积金属膜。 本发明还提供了通过在退火膜上物理气相沉积金属膜而在无空隙孔上形成平坦化膜。

公开(公告)号：US06169030A

公开(公告)日：2001-01-02

申请号：US09007233

申请日：1998-01-14

申请人： Mehul B. Naik ,  Ted Guo ,  Liang-Yuh Chen ,  Roderick Craig Mosely ,  Israel Beinglass

发明人： Mehul B. Naik ,  Ted Guo ,  Liang-Yuh Chen ,  Roderick Craig Mosely ,  Israel Beinglass

IPC分类号： H01L2144

CPC分类号： C23C14/32 ,  C23C14/025 ,  C23C14/046 ,  H01L21/2855 ,  H01L21/76877

摘要： The invention generally provides an improved process for providing uniform step coverage on a substrate and planarization of metal layers to form continuous, void-free interconnections in high aspect ratio, sub-half micron applications. The invention provides a multi-step PVD process in which the plasma power is varied for each of the steps to obtain favorable fill characteristics as well as good reflectivity, morphology and throughput. The initial plasma powers are relatively low to ensure good, void-free filling of the aperture and, then, the plasma powers are increased to obtain the desired reflectivity and morphology characteristics. The invention provides an aperture filling process comprising physical vapor depositing a metal over the substrate and varying the plasma power during the physical vapor deposition. Preferably, the plasma power is varied from a first discrete low plasma power to a second discrete high plasma power. Even more preferably, the plasma power is varied from a first discrete low plasma power to a second discrete low plasma power to a third discrete high plasma power.

摘要翻译： 本发明通常提供了一种改进的方法，用于在衬底上提供均匀的台阶覆盖和金属层的平坦化，以在高纵横比，半微米应用中形成连续的无空隙互连。 本发明提供了一种多步骤PVD工艺，其中等离子体功率对于每个步骤而言是变化的，以获得良好的填充特性以及良好的反射率，形态和产量。 初始等离子体功率相对较低，以确保孔的良好的无空隙填充，然后增加等离子体功率以获得期望的反射率和形态特征。 本发明提供一种孔填充方法，其包括在物理气相沉积中物理气相沉积衬底上的金属并改变等离子体功率。 优选地，等离子体功率从第一离散低等离子体功率变化到第二离散高等离子体功率。 更优选地，等离子体功率从第一离散低等离子体功率变化到第二离散低等离子体功率到第三离散高等离子体功率。

公开(公告)号：US6110828A

公开(公告)日：2000-08-29

申请号：US791653

申请日：1996-12-30

申请人： Ted Guo ,  Liang-Yuh Chen ,  Suchitra Subrahmanyan

发明人： Ted Guo ,  Liang-Yuh Chen ,  Suchitra Subrahmanyan

IPC分类号： H01L21/285 ,  H01L21/28 ,  H01L21/3205 ,  H01L21/768 ,  H01L23/52 ,  H01L21/443

CPC分类号： H01L21/76879

摘要： The present invention generally provides a method of forming a structure having a selective CVD metal plug with a continuous barrier layer formed thereon. More particularly, the present invention applies a thin layer of warm PVD metal over a selective CVD metal plug and adjacent nodules on the dielectric field to planarize the metal surface. A barrier is then deposited over the planarized metal surface. Therefore, the invention provides the advantages of having (1) void-free, sub-half micron selective CVD metal via plugs and interconnects, and (2) a reduced number of process steps without the use of CMP, and (3) barrier layers over the metal plugs to improve the electromigration resistance of the metal.

摘要翻译： 本发明通常提供一种形成具有在其上形成有连续势垒层的选择性CVD金属塞的结构的方法。 更具体地说，本发明在选择性CVD金属塞上和在电介质场上的相邻结节上施加薄层的温热PVD金属以使金属表面平坦化。 然后在平坦化的金属表面上沉积屏障。 因此，本发明提供了具有（1）无空隙的半微米选择性CVD金属通孔塞和互连件的优点，和（2）减少数量的工艺步骤而不使用CMP，以及（3）阻挡层 在金属插头上提高金属的电迁移阻力。

公开(公告)号：US06430458B1

公开(公告)日：2002-08-06

申请号：US09371617

申请日：1999-08-10

申请人： Roderick Craig Mosely ,  Liang-Yuh Chen ,  Ted Guo

发明人： Roderick Craig Mosely ,  Liang-Yuh Chen ,  Ted Guo

IPC分类号： B05D114

CPC分类号： H01L21/76864 ,  H01L21/76843 ,  H01L21/76876 ,  H01L21/76877 ,  H01L2221/1089 ,  Y10S977/891

摘要： The present invention is an apparatus and method for semi-selectively depositing a material on a substrate by chemical vapor deposition to form continuous, void-free contact holes or vias in sub-half micron applications. An insulating layer is preferentially deposited on the field of a substrate to delay or inhibit nucleation of metal on the field. A CVD metal is then deposited onto the substrate and grows selectively in the contact hole or via where a barrier layer serves as a nucleation layer. The process is preferably carried out in a multi-chamber system that includes both PVD and CVD processing chambers so that once the substrate is introduced into a vacuum environment, the filling of contact holes and vias occurs without the formation of an oxide layer on a patterned substrate.

摘要翻译： 本发明是一种用于通过化学气相沉积在衬底上半选择性沉积材料以在半微米应用中形成连续的无空隙接触孔或通孔的装置和方法。 绝缘层优先沉积在衬底的场上以延迟或抑制场上金属的成核。 然后将CVD金属沉积到衬底上并选择性地生长在接触孔中，或通过其中阻挡层用作成核层。 该方法优选在包括PVD和CVD处理室的多室系统中进行，使得一旦将基底引入真空环境中，接触孔和通孔的填充发生，而在图案上没有形成氧化物层 基质。