-
公开(公告)号:US20240397689A1
公开(公告)日:2024-11-28
申请号:US18337434
申请日:2023-06-20
Applicant: United Microelectronics Corp.
Inventor: Hsin-Hsien Chen , Sheng-Yuan Hsueh , Chih-Kai Kang , Kuo-Hsing Lee
IPC: H10B10/00
Abstract: A static random access memory (SRAM) includes a first memory cell. The first memory cell includes: a first pull-down transistor, a first pull-up transistor, a second pull-up transistor, and a second pull-down transistor arranged on a first segment of a first fin, a first segment of a second fin, a first segment of a third fin and a first segment of a fourth fin of a substrate, respectively. The first memory cell further includes a first diode and a second diode. The first diode includes a first conductive feature in contact with a top surface and multiple upper sidewalls of a first end of the first segment of the first fin. The second diode includes a second conductive feature in contact with a top surface and multiple upper sidewalls of a second end of the first segment of the fourth fin.
-
公开(公告)号:US12009415B2
公开(公告)日:2024-06-11
申请号:US18144811
申请日:2023-05-08
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Kuo-Hsing Lee , Sheng-Yuan Hsueh , Chien-Liang Wu , Kuo-Yu Liao
IPC: H01L29/778 , H01L27/06 , H01L29/06 , H01L29/20 , H01L29/66
CPC classification number: H01L29/778 , H01L27/0629 , H01L29/0649 , H01L29/2003 , H01L29/66462
Abstract: A semiconductor device includes a substrate having a high electron mobility transistor (HEMT) region and a capacitor region, a first mesa isolation on the HEMT region, a HEMT on the first mesa isolation, a second mesa isolation on the capacitor region, and a capacitor on the second mesa isolation. The semiconductor device further includes buffer layer between the substrate, the first mesa isolation, and the second mesa isolation, in which bottom surfaces of the first mesa isolation and the second mesa isolation are coplanar.
-
公开(公告)号:US20240015958A1
公开(公告)日:2024-01-11
申请号:US18470447
申请日:2023-09-20
Applicant: United Microelectronics Corp.
Inventor: Kuo-Hsing Lee , Chi-Horn Pai , Chang Chien Wong , Sheng-Yuan Hsueh , Ching Hsiang Tseng , Shih-Chieh Hsu
IPC: H10B20/25
CPC classification number: H10B20/25
Abstract: A one-time programmable memory structure comprises: A transistor includes a gate. A capacitor includes a first electrode, a second electrode, and an insulating layer. The second electrode is disposed on the first electrode. A top surface of the first electrode and a top surface of the gate are located on a same plane perpendicular to a direction of the first electrode toward the second electrode. An interconnect structure is electrically connected between the transistor and the first electrode of the capacitor. The interconnect structure is electrically connected to the first electrode at a top surface of the first electrode. A resistor comprises a conductive layer. Top and bottom surfaces of the conductive layer are respectively located on a same plane, perpendicular to the direction of the first electrode toward the second electrode, with the top and bottom surfaces of the gate.
-
公开(公告)号:US11864391B2
公开(公告)日:2024-01-02
申请号:US18088761
申请日:2022-12-26
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Kuo-Hsing Lee , Sheng-Yuan Hsueh , Te-Wei Yeh , Chien-Liang Wu
Abstract: A magnetoresistive random access memory (MRAM) includes a first transistor and a second transistor on a substrate, a source line coupled to a first source/drain region of the first transistor, and a first metal interconnection coupled to a second source/drain region of the first transistor. Preferably, the first metal interconnection is extended to overlap the first transistor and the second transistor and the first metal interconnection further includes a first end coupled to the second source/drain region of the first transistor and a second end coupled to a magnetic tunneling junction (MTJ).
-
公开(公告)号:US20230422491A1
公开(公告)日:2023-12-28
申请号:US17869752
申请日:2022-07-20
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yung-Chen Chiu , Chi-Horn Pai , Sheng-Yuan Hsueh , Kuo-Hsing Lee , Chih-Kai Kang
IPC: H01L27/112
CPC classification number: H01L27/11206
Abstract: A method for fabricating a semiconductor device includes the steps of first providing a substrate comprising an one time programmable (OTP) device region, forming a shallow trench isolation (STI) in the substrate, removing part of the STI to form a first step on a corner of the substrate, forming a first gate oxide layer on the substrate, removing the first gate oxide layer to form a second step on the corner of the substrate, forming a second gate oxide layer on the substrate, and then forming a first gate structure on the substrate and the STI.
-
公开(公告)号:US20230380148A1
公开(公告)日:2023-11-23
申请号:US17844076
申请日:2022-06-20
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Kuo-Hsing Lee , Chun-Hsien Lin , Chih-Kai Kang , Ting-Hsiang Huang , Chien-Liang Wu , Sheng-Yuan Hsueh , Chi-Horn Pai
IPC: H01L27/112
CPC classification number: H01L27/11206
Abstract: A method for fabricating a semiconductor device includes the steps of first providing a substrate having an one time programmable (OTP) device region, forming a shallow trench isolation (STI) in the substrate, forming a first doped region adjacent to the STI, removing part of the STI, and then forming a first gate structure on the substrate and the STI. Preferably, the first gate structure includes a high-k dielectric layer on the substrate and a gate electrode on the high-k dielectric layer, in which the high-k dielectric layer comprises a first L-shape.
-
公开(公告)号:US11765891B2
公开(公告)日:2023-09-19
申请号:US17391067
申请日:2021-08-02
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Kuo-Hsing Lee , Sheng-Yuan Hsueh , Chun-Hsien Lin , Yung-Chen Chiu , Chien-Liang Wu , Te-Wei Yeh
Abstract: A one-time programmable (OTP) memory cell includes a substrate having a first conductivity type and having an active area surrounded by an isolation region, a transistor disposed on the active area, and a capacitor disposed on the active area and electrically coupled to the transistor. The capacitor comprises a diffusion region of a second conductivity type in the substrate, a metallic film in direct contact with the active area, a capacitor dielectric layer on the metallic film, and a metal gate surrounded by the capacitor dielectric layer. The diffusion region and the metallic film constitute a capacitor bottom plate.
-
8.
公开(公告)号:US20230223399A1
公开(公告)日:2023-07-13
申请号:US18119253
申请日:2023-03-08
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Kuo-Hsing Lee , Sheng-Yuan Hsueh , Chien-Liang Wu , Te-Wei Yeh , Yi-Chun Chen
IPC: H01L27/06 , H01L29/778 , H01L29/205 , H01L21/306 , H01L29/40 , H01L21/765 , H01L21/8252 , H01L29/20 , H01L29/66
CPC classification number: H01L27/0605 , H01L29/7786 , H01L29/205 , H01L21/30621 , H01L29/402 , H01L27/0629 , H01L21/765 , H01L21/8252 , H01L28/20 , H01L29/2003 , H01L29/66462
Abstract: A resistor with GaN structures, including a GaN layer with a 2DEG resistor region and an undoped polysilicon resistor region, an AlGaN barrier layer on the GaN layer in the 2DEG resistor region, multiple p-type doped GaN capping layers arranged on the AlGaN barrier layer so that the GaN layer not covered by the p-type doped GaN capping layers in the 2DEG resistor region is converted into a 2DEG resistor, a passivation layer on the GaN layer, and an undoped polysilicon layer on the passivation layer in the undoped polysilicon resistor region and functions as an undoped polysilicon resistor.
-
公开(公告)号:US11631664B2
公开(公告)日:2023-04-18
申请号:US17075707
申请日:2020-10-21
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Kuo-Hsing Lee , Sheng-Yuan Hsueh , Chien-Liang Wu , Te-Wei Yeh , Yi-Chun Chen
IPC: H01L27/06 , H01L29/20 , H01L29/205 , H01L29/40 , H01L29/66 , H01L29/778 , H01L49/02 , H01L21/306 , H01L21/765 , H01L21/8252
Abstract: A resistor-transistor-logic (RTL) circuit with GaN structure, including a GaN layer, a AlGaN barrier layer on the GaN layer, multiple p-type doped GaN capping layers on the AlGaN barrier layer, wherein parts of the p-type doped GaN capping layers in a high-voltage region and in a low-voltage region convert the underlying GaN layer into gate depletion areas, the GaN layer not covered by the p-type doped GaN capping layers in a resistor region becomes a 2DEG resistor.
-
公开(公告)号:US11532666B2
公开(公告)日:2022-12-20
申请号:US17207728
申请日:2021-03-21
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Ting-Hsiang Huang , Yi-Chung Sheng , Sheng-Yuan Hsueh , Kuo-Hsing Lee , Chih-Kai Kang
Abstract: A semiconductor device includes a substrate having a magnetic tunneling junction (MTJ) region and a logic region, a magnetic tunneling junction (MTJ) on the MTJ region, and a first metal interconnection on the MTJ. Preferably, a top view of the MTJ includes a circle, a top view of the first metal interconnection includes a flat oval overlapping the circle, and the MTJ includes a bottom electrode, a fixed layer, a free layer, a capping layer, and a top electrode.
-
-
-
-
-
-
-
-
-