-
公开(公告)号:US07907434B2
公开(公告)日:2011-03-15
申请号:US11984932
申请日:2007-11-26
IPC分类号: G11C5/06
CPC分类号: G11C5/06 , G11C5/00 , G11C5/04 , G11C5/063 , H01L25/0652 , H01L25/0657 , H01L27/105 , H01L2224/48091 , H01L2225/0651 , H01L2225/06513 , H01L2225/06562 , H01L2924/13091 , H04L12/40 , H04L12/4625 , H01L2924/00014 , H01L2924/00
摘要: In a semiconductor apparatus of the present invention, a plurality of circuit components are provided. A first bus interconnects the circuit components. A second bus interconnects the circuit components. A switching unit outputs a select signal that causes each circuit component to select one of the first bus and the second bus when transmitting a signal from one of the circuit components to another. The second bus has a size larger than a size of the first bus.
摘要翻译: 在本发明的半导体装置中,设置有多个电路部件。 第一条总线将电路组件互连。 第二总线将电路组件互连。 当从一个电路部件发送信号到另一个电路部件时,切换单元输出使每个电路部件选择第一总线和第二总线中的一个的选择信号。 第二个总线的大小大于第一个总线的大小。
-
公开(公告)号:US20080142847A1
公开(公告)日:2008-06-19
申请号:US11984932
申请日:2007-11-26
IPC分类号: H01L23/50
CPC分类号: G11C5/06 , G11C5/00 , G11C5/04 , G11C5/063 , H01L25/0652 , H01L25/0657 , H01L27/105 , H01L2224/48091 , H01L2225/0651 , H01L2225/06513 , H01L2225/06562 , H01L2924/13091 , H04L12/40 , H04L12/4625 , H01L2924/00014 , H01L2924/00
摘要: In a semiconductor apparatus of the present invention, a plurality of circuit components are provided. A first bus interconnects the circuit components. A second bus interconnects the circuit components. A switching unit outputs a select signal that causes each circuit component to select one of the first bus and the second bus when transmitting a signal from one of the circuit components to another. The second bus has a size larger than a size of the first bus.
摘要翻译: 在本发明的半导体装置中,设置有多个电路部件。 第一条总线将电路组件互连。 第二总线将电路组件互连。 当从一个电路部件发送信号到另一个电路部件时,切换单元输出使每个电路部件选择第一总线和第二总线中的一个的选择信号。 第二个总线的大小大于第一个总线的大小。
-
公开(公告)号:US06727533B2
公开(公告)日:2004-04-27
申请号:US09956973
申请日:2001-09-21
IPC分类号: H01L31112
CPC分类号: G11C5/06 , G11C5/00 , G11C5/04 , G11C5/063 , H01L25/0652 , H01L25/0657 , H01L27/105 , H01L2224/48091 , H01L2225/0651 , H01L2225/06513 , H01L2225/06562 , H01L2924/13091 , H04L12/40 , H04L12/4625 , H01L2924/00014 , H01L2924/00
摘要: In a semiconductor apparatus of the present invention, a plurality of circuit components are provided. A first bus interconnects the circuit components. A second bus interconnects the circuit components. A switching unit outputs a select signal that causes each circuit component to select one of the first bus and the second bus when transmitting a signal from one of the circuit components to another. The second bus has a size larger than a size of the first bus.
-
公开(公告)号:US07317241B2
公开(公告)日:2008-01-08
申请号:US11143649
申请日:2005-06-03
IPC分类号: H01L23/58
CPC分类号: G11C5/06 , G11C5/00 , G11C5/04 , G11C5/063 , H01L25/0652 , H01L25/0657 , H01L27/105 , H01L2224/48091 , H01L2225/0651 , H01L2225/06513 , H01L2225/06562 , H01L2924/13091 , H04L12/40 , H04L12/4625 , H01L2924/00014 , H01L2924/00
摘要: In a semiconductor apparatus of the present invention, a plurality of circuit components are provided. A first bus interconnects the circuit components. A second bus interconnects the circuit components. A switching unit outputs a select signal that causes each circuit component to select one of the first bus and the second bus when transmitting a signal from one of the circuit components to another. The second bus has a size larger than a size of the first bus.
-
公开(公告)号:US20050218432A1
公开(公告)日:2005-10-06
申请号:US11143649
申请日:2005-06-03
IPC分类号: G11C5/00 , G11C5/06 , H01L25/065 , H01L27/105 , H01L29/80 , H01L31/0336 , H01L31/109 , H01L31/112 , H04L12/46
CPC分类号: G11C5/06 , G11C5/00 , G11C5/04 , G11C5/063 , H01L25/0652 , H01L25/0657 , H01L27/105 , H01L2224/48091 , H01L2225/0651 , H01L2225/06513 , H01L2225/06562 , H01L2924/13091 , H04L12/40 , H04L12/4625 , H01L2924/00014 , H01L2924/00
摘要: In a semiconductor apparatus of the present invention, a plurality of circuit components are provided. A first bus interconnects the circuit components. A second bus interconnects the circuit components. A switching unit outputs a select signal that causes each circuit component to select one of the first bus and the second bus when transmitting a signal from one of the circuit components to another. The second bus has a size larger than a size of the first bus.
-
公开(公告)号:US07808806B2
公开(公告)日:2010-10-05
申请号:US11984932
申请日:2007-11-26
IPC分类号: G11C5/06
摘要: In a semiconductor apparatus of the present invention, a plurality of circuit components are provided. A first bus interconnects the circuit components. A second bus interconnects the circuit components. A switching unit outputs a select signal that causes each circuit component to select one of the first bus and the second bus when transmitting a signal from one of the circuit components to another. The second bus has a size larger than a size of the first bus.
-
公开(公告)号:US20060294322A1
公开(公告)日:2006-12-28
申请号:US11512319
申请日:2006-08-30
申请人: Yasurou Matsuzaki , Takaaki Suzuki , Masafumi Yamazaki , Kenichi Kawasaki , Shinnosuke Kamata , Ayako Sato , Masato Matsumiya
发明人: Yasurou Matsuzaki , Takaaki Suzuki , Masafumi Yamazaki , Kenichi Kawasaki , Shinnosuke Kamata , Ayako Sato , Masato Matsumiya
IPC分类号: G06F13/28
CPC分类号: G11C8/16 , G06F13/1605 , G11C7/1039 , G11C7/1075 , G11C7/1078 , G11C7/22 , G11C8/18 , G11C11/24 , G11C11/406 , G11C11/40603 , G11C11/40615 , G11C11/409 , G11C11/4093 , G11C2207/107 , G11C2207/108
摘要: A semiconductor memory device includes a plurality of N external ports, each of which receives commands, and an internal circuit which performs at least N access operations during a minimum interval of the commands that are input into one of the external ports.
-
公开(公告)号:US07911825B2
公开(公告)日:2011-03-22
申请号:US11512319
申请日:2006-08-30
申请人: Yasurou Matsuzaki , Takaaki Suzuki , Masafumi Yamazaki , Kenichi Kawasaki , Shinnosuke Kamata , Ayako Sato , Masato Matsumiya
发明人: Yasurou Matsuzaki , Takaaki Suzuki , Masafumi Yamazaki , Kenichi Kawasaki , Shinnosuke Kamata , Ayako Sato , Masato Matsumiya
IPC分类号: G11C11/24
CPC分类号: G11C8/16 , G06F13/1605 , G11C7/1039 , G11C7/1075 , G11C7/1078 , G11C7/22 , G11C8/18 , G11C11/24 , G11C11/406 , G11C11/40603 , G11C11/40615 , G11C11/409 , G11C11/4093 , G11C2207/107 , G11C2207/108
摘要: A semiconductor memory device includes a plurality of N external ports, each of which receives commands, and an internal circuit which performs at least N access operations during a minimum interval of the commands that are input into one of the external ports.
摘要翻译: 半导体存储器件包括多个N个外部端口,每个N个外部端口接收命令;以及内部电路,其在输入到一个外部端口的命令的最小间隔期间执行至少N次访问操作。
-
公开(公告)号:US07120761B2
公开(公告)日:2006-10-10
申请号:US10284092
申请日:2002-10-31
申请人: Yasurou Matsuzaki , Takaaki Suzuki , Masafumi Yamazaki , Kenichi Kawasaki , Shinnosuke Kamata , Ayako Sato , Masato Matsumiya
发明人: Yasurou Matsuzaki , Takaaki Suzuki , Masafumi Yamazaki , Kenichi Kawasaki , Shinnosuke Kamata , Ayako Sato , Masato Matsumiya
IPC分类号: G06F12/00
CPC分类号: G11C8/16 , G06F13/1605 , G11C7/1039 , G11C7/1075 , G11C7/1078 , G11C7/22 , G11C8/18 , G11C11/24 , G11C11/406 , G11C11/40603 , G11C11/40615 , G11C11/409 , G11C11/4093 , G11C2207/107 , G11C2207/108
摘要: A semiconductor memory device includes a plurality of N external ports, each of which receives commands, and an internal circuit which performs at least N access operations during a minimum interval of the commands that are input into one of the external ports.
-
10.
公开(公告)号:US06198689B1
公开(公告)日:2001-03-06
申请号:US09440667
申请日:1999-11-16
IPC分类号: G11C800
CPC分类号: G11C7/222 , G11C7/1072 , G11C7/22
摘要: The present invention is an integrated circuit device having a self timing control circuit for generating an input loading timing signal whose phase is adjusted with an external clock, where loading of input signals supplied from outside, such as a command input signal, address input signal and data input signal, to internal circuits is forbidden when the self timing control circuit is adjusting phase. And when the self timing control circuit finishes adjusting the phase to a certain degree, the loading operation of an input signal at the input circuit using the input loading timing signal is enabled. To execute such an operation, the input circuit generates an input loading control signal based on a lock-on signal or adjustment signal of the DLL circuit, or based on an input stop cancellation signal, for example. The input circuit controls the stop and restart of loading of the input signal according to this input loading control signal.
摘要翻译: 本发明是一种具有自定时控制电路的集成电路装置,该自定时控制电路用于产生输入负载定时信号,该输入负载定时信号的相位是用外部时钟调整的,其中从外部输入的输入信号如命令输入信号,地址输入信号和 数据输入信号,当自定时控制电路正在调整相位时,禁止内部电路。 并且当自定时控制电路在一定程度上完成相位调整时,可以使用输入负载定时信号在输入电路处的输入信号的加载操作。 为了执行这种操作,输入电路基于例如DLL电路的锁定信号或调整信号,或者基于输入停止消除信号,生成输入负载控制信号。 输入电路根据该输入负载控制信号控制输入信号的停止和重新启动。
-
-
-
-
-
-
-
-
-