公开(公告)号：US20240223513A1

公开(公告)日：2024-07-04

申请号：US18089775

申请日：2022-12-28

Applicant: XILINX, INC.

Inventor： Ahmad R. ANSARI ,  John O'DWYER

IPC: H04L49/102 ,  H04L49/109 ,  H04L49/15

CPC classification number: H04L49/102 ,  H04L49/109 ,  H04L49/15

Abstract: Embodiments herein describe an integrated circuit (IC) which includes a global ring that interconnects multiple local rings distributed throughout the IC. In one embodiment, the global ring is connected to the local rings using respective switches. The global ring (and the switches) interconnect the local rings so that a node coupled to one of the local rings can communicate with a node connected to another local ring.

公开(公告)号：US20240403253A1

公开(公告)日：2024-12-05

申请号：US18204246

申请日：2023-05-31

Applicant: XILINX, INC.

Inventor： Aman GUPTA ,  Krishnan SRINIVASAN ,  Brian C. GAIDE ,  Ahmad R. ANSARI ,  Sagheer AHMAD

IPC: G06F13/40 ,  G06F13/42

Abstract: Embodiments herein describe techniques to extend a network-on-chip (NoC) across multiple IC dice in 3D. An integrated circuit (IC) device includes first and second vertically-stacked IC dice, and an inter-die bus that interfaces between the second die and a NoC packet switch (NPS) of the first die. The inter-die bus may include one or more driver circuits coupled to inter-die links of the inter-die bus. Communications over the inter-die links may be synchronous (e.g., packet-based) or asynchronous with the NPS (e.g., based on a point-to-point protocol, such as an AXI protocol). The inter-die bus may interface with a circuit block of the second IC device via a point-to-point (e.g., AXI) protocol or via a NPS of the second IC die. The IC device may include multiple inter-die buses, which may expand inter-die and intra-die routing options

公开(公告)号：US20240281537A1

公开(公告)日：2024-08-22

申请号：US18111808

申请日：2023-02-20

Applicant: XILINX, INC.

Inventor： Aman GUPTA ,  James D. WESSELKAMPER ,  James ANDERSON ,  Nader SHARIFI ,  Ahmad R. ANSARI ,  Sagheer AHMAD ,  Brian C. GAIDE

IPC: G06F21/57 ,  H04L9/06 ,  H04L9/08 ,  H04L9/14 ,  H04L9/30

CPC classification number: G06F21/575 ,  H04L9/0618 ,  H04L9/0822 ,  H04L9/0861 ,  H04L9/14 ,  H04L9/30 ,  G06F2221/034

Abstract: Some examples described herein provide for securely booting a heterogeneous integration circuitry apparatus. In an example, an apparatus (e.g., heterogeneous integration circuitry) includes a first portion and a second portion of one or more entropy sources on a first component and a second component, respectively. The apparatus also includes a key generation circuit communicatively coupled with the first portion and the second portion to generate a key encrypted key based on a first set of bits output by the first portion and a second set of bits output by the second portion. The apparatus also includes a key security circuit to generate, based on the key encrypted key and an encrypted public key stored at the apparatus, a plaintext public key to be used by a boot loader during a secure booting operation for the apparatus.

公开(公告)号：US20250077243A1

公开(公告)日：2025-03-06

申请号：US18242246

申请日：2023-09-05

Applicant: XILINX, INC.

Inventor： Mohan Marutirao DHANAWADE ,  Ramakrishna Ganeshu POOLLA ,  Ahmad R. ANSARI

IPC: G06F9/448

Abstract: Some examples described herein provide for instruction glitch protection in an integrated circuit. In an example, a method includes generating a random number by the integrated circuit. The method also includes identifying, based at least in part on the generated random number, a sequence from a set of sequences stored in a memory of the integrated circuit, each sequence of the set of sequences corresponding to an order of execution for a plurality of tasks. The method further includes performing, by the integrated circuit, each task of the plurality of tasks in the order of execution corresponding to the identified sequence.

公开(公告)号：US20240045750A1

公开(公告)日：2024-02-08

申请号：US17883379

申请日：2022-08-08

Applicant: XILINX, INC.

Inventor： Ahmad R. ANSARI ,  David P. SCHULTZ ,  Felix BURTON ,  Jeffrey CUPPETT

IPC: G06F11/07 ,  G06F9/30

CPC classification number: G06F11/0763 ,  G06F11/0772 ,  G06F9/30101

Abstract: Embodiments herein describe integrity check techniques that are efficient and flexible by using local registers in a segment to store check values which can be used to detect errors in the local configuration data in the same segment. In addition to containing local registers storing the check values, each segment can include a mask register indicated which of the configuration registers should be checked and which can be ignored. Further, the segments can include a next segment register indicating the next segment the check engine should evaluate for errors.

公开(公告)号：US20240012655A1

公开(公告)日：2024-01-11

申请号：US17862257

申请日：2022-07-11

Applicant: XILINX, INC.

Inventor： Ahmad R. ANSARI ,  David P. SCHULTZ

IPC: G06F9/445

CPC classification number: G06F9/44505

Abstract: Embodiments herein describe a distributed configuration system for a configurable device. Instead of relying solely on a central configuration manager to distribute configuration information to various subsystems in the device, the embodiments herein include configuration interface managers (CIM) that are distributed in different regions of the device, whether those regions are in one integrated circuit or include multiple integrated circuits. The embodiments can still use a central configuration manager to distribute configuration information in a device image to the plurality of CIMs, which can then forward the configuration information to their assigned regions.

公开(公告)号：US20240394216A1

公开(公告)日：2024-11-28

申请号：US18200438

申请日：2023-05-22

Applicant: XILINX, INC.

Inventor： Ahmad R. ANSARI

IPC: G06F15/78 ,  G06F13/28

Abstract: An integrated circuit (IC) device includes functional circuitry and distributed management circuitry that includes multiple configuration interface manager (CIM) circuits that receive respective programming partitions as configuration packets over a first communication channel (e.g., a network-on-chip, or NoC), and perform management operations on respective regions of the functional circuitry in parallel with one another based on the respective configuration packets, including providing configuration parameters to the respective regions of the functional circuitry. The configuration packets may be streamed to the CIM circuits from a central manager and/or read by direct memory access (DMA) engines of the CIM circuits. The central manager may configure the CIM circuits and the NoC over a second communication channel (e.g., a global communication ring interconnect) during an initialization phase. The CIM circuits may include respective packet processors, random-access-memory, authentication circuitry, error detection circuitry, and interconnect circuitry having standardized bus-widths.

公开(公告)号：US20240211422A1

公开(公告)日：2024-06-27

申请号：US18086531

申请日：2022-12-21

Applicant: XILINX, INC.

Inventor： Aman GUPTA ,  Krishnan SRINIVASAN ,  Ahmad R. ANSARI ,  Sagheer AHMAD

IPC: G06F13/40 ,  G06F12/1009

CPC classification number: G06F13/4022 ,  G06F12/1009 ,  G06F13/4036 ,  G06F13/4068 ,  G06F2213/0038

Abstract: Embodiments herein describe a multi-chip device that includes multiple ICs with interconnected NoCs. Embodiments herein provided address translation circuitry in the ICs. The address translation circuitry establish a hierarchy where traffic originating for a first IC that is intended for a destination on a second IC is first routed to the address translation circuitry on the second IC which then performs an address translation and inserts the traffic back on the NoC in the second IC but with a destination ID corresponding to the destination. In this manner, the IC can have additional address apertures only to route traffic to the address translation circuitry of the other ICs rather than having address apertures for every destination in the other ICs.

公开(公告)号：US20230401054A1

公开(公告)日：2023-12-14

申请号：US17839265

申请日：2022-06-13

Applicant: XILINX, INC.

Inventor： Ahmad R. ANSARI ,  Felix BURTON

IPC: G06F8/656 ,  G06F9/445 ,  G06F21/57

CPC classification number: G06F8/656 ,  G06F9/445 ,  G06F21/572 ,  G06F2221/033

Abstract: Techniques to update firmware without a system reset include preserving state information associated with one or more firmware services, suspending processing of firmware service requests, loading an updated firmware image, and resuming processing of firmware service requests based on the preserved state information and the updated firmware image. Unpreserved states of one or more other firmware services may be recreated upon resumption of processing of the firmware service requests.