Digital signal processing circuit and corresponding method of operation

    公开(公告)号:US11675720B2

    公开(公告)日:2023-06-13

    申请号:US17811209

    申请日:2022-07-07

    摘要: An embodiment circuit comprises a plurality of processing units, a plurality of data memory banks configured to store data, and a plurality of coefficient memory banks configured to store twiddle factors for fast Fourier transform processing. The processing units are configured to fetch, at each of the FFT computation stages, input data from the data memory banks with a burst read memory transaction, fetch, at each of the FFT computation cycles, different twiddle factors in a respective set of the twiddle factors from different coefficient memory banks of the coefficient memory banks, process the input data and the set of twiddle factors to generate output data, and store, at each of the FFT computation stages, the output data into the data memory banks with a burst write memory transaction.

    DIGITAL SELF-CALIBRATION FOR AUTOMATIC OFFSET CANCELLATION

    公开(公告)号:US20230179244A1

    公开(公告)日:2023-06-08

    申请号:US17457496

    申请日:2021-12-03

    IPC分类号: H04B1/16 H03F3/19 H04L27/06

    摘要: A method for calibrating the DC operating point of a PWM receiver circuit is disclosed. The PWM receiving circuit includes an envelop detector having a first resistor string, and includes a bias circuit having a second resistor string and a plurality of switches. The second resistor string is coupled between a supply voltage and a reference voltage and functions as a voltage divider. Each switch, when closed, accesses a second voltage at a node of the second resistor string connected to the closed switch. To perform the calibration process, the plurality of switches is closed one at a time, and the second voltage is compared with a first voltage at a first node of the first resistor string. The switch that, when closed, produces the smallest difference between the first voltage and the second voltage remains closed after the calibration process, and is used for demodulating the PWM signal.

    DRIVER CIRCUIT FOR A BUCK CONVERTER, RELATED INTEGRATED CIRCUIT, ELECTRONIC BUCK CONVERTER AND METHOD

    公开(公告)号:US20230170803A1

    公开(公告)日:2023-06-01

    申请号:US18154167

    申请日:2023-01-13

    IPC分类号: H02M3/158 H02M1/08 H02M3/156

    摘要: An embodiment buck converter control circuit comprises an error amplifier configured to generate an error signal based on a feedback signal and a reference signal, a pulse generator circuit configured to generate a pulsed signal having switching cycles set to high and low as a function of the error signal, a driver circuit configured to generate a drive signal for an electronic switch of the buck converter as a function of the pulsed signal, a variable load, connected between two output terminals of the buck converter, configured to absorb a current based on a control signal, and a detector circuit configured to monitor a first signal indicative of an output current provided by the buck converter and a second signal indicative of a negative transient of the output current, and verify whether the second signal indicates a negative transient of the output current.