-
11.发明申请公开(公告)号：US20200073671A1
公开(公告)日：2020-03-05
申请号：US16376785
申请日：2019-04-05
Applicant: Apple Inc.
Inventor： Aditya Venkataraman , Bryan R. Hinch , John G. Dorsey
IPC: G06F9/38 , G06F9/48 , G06F1/3296 , G06F1/3228
Abstract: Closed loop performance controllers of asymmetric multiprocessor systems may be configured and operated to improve performance and power efficiency of such systems by adjusting control effort parameters that determine the dynamic voltage and frequency state of the processors and coprocessors of the system in response to the workload. One example of such an arrangement includes applying hysteresis to the control effort parameter and/or seeding the control effort parameter so that the processor or coprocessor receives a returning workload in a higher performance state. Another example of such an arrangement includes deadline driven control, in which the control effort parameter for one or more processing agents may be increased in response to deadlines not being met for a workload and/or decreased in response to deadlines being met too far in advance. The performance increase/decrease may be determined by comparison of various performance metrics for each of the processing agents.
-
公开(公告)号：US10437313B2
公开(公告)日：2019-10-08
申请号：US15275213
申请日：2016-09-23
Applicant: Apple Inc.
Inventor： John G. Dorsey , Christopher W. Chaney , Norman J. Rohrer , Cyril De La Cropte De Chanterac
IPC: G06F1/3287 , G06F1/3206 , G06F1/324
Abstract: Embodiments provide for a computer implemented method comprising sampling one or more power and performance metrics of a processor; determining an energy cost per instruction based on the one or more power and performance metrics; determining an efficiency metric based on the energy cost per instruction; computing an efficiency control error based on a difference between a current efficiency metric and a target efficiency metric; setting an efficiency control effort based on the efficiency control error; determining a performance control effort, the performance control effort determined by a performance controller for the processor; and adjusting the performance control effort based on the efficiency control effort, wherein adjusting the performance control effort reduces power consumption of the processor.
-
13.发明申请公开(公告)号：US20180349186A1
公开(公告)日：2018-12-06
申请号：US15870764
申请日：2018-01-12
Applicant: Apple Inc.
Inventor： Jeremy C. Andrus , John G. Dorsey , James M. Magee , Daniel A. Chimene , Cyril de la Cropte de Chanterac , Bryan R. Hinch , Aditya Venkataraman , Andrei Dorofeev , Nigel R. Gamble , Russell A. Blaine , Constantin Pistol
Abstract: Systems and methods are disclosed for scheduling threads on a processor that has at least two different core types, such as an asymmetric multiprocessing system. Each core type can run at a plurality of selectable voltage and frequency scaling (DVFS) states. Threads from a plurality of processes can be grouped into thread groups. Execution metrics are accumulated for threads of a thread group and fed into a plurality of tunable controllers for the thread group. A closed loop performance control (CLPC) system determines a control effort for the thread group and maps the control effort to a recommended core type and DVFS state. A closed loop thermal and power management system can limit the control effort determined by the CLPC for a thread group, and limit the power, core type, and DVFS states for the system. Deferred interrupts can be used to increase performance.
-
公开(公告)号：US10067483B1
公开(公告)日：2018-09-04
申请号：US14471164
申请日：2014-08-28
Applicant: Apple Inc.
Inventor： Ching E. Ho , Antonietta Oliva , James S. Ismail , John G. Dorsey , Keith Cox , Norman J. Rohrer
IPC: G06Q10/06 , G06F17/18 , G05B19/4065 , G05B13/02 , G05B23/02
Abstract: In an embodiment, a lifetime controller is configured to monitor operating conditions for a device, and to control operating conditions based on the previous conditions to improve the reliability characteristics of the device while permitting strenuous use as available. For example, the lifetime controller may permit strenuous use when the device is first powered on. Once a specified amount of strenuous use has occurred, the controller may cause the operating conditions to be reduced to reduce the wear on the device, and thus help to extend the lifetime of the device. Similarly, if a device is used in less strenuous conditions, the controller may accumulate credit which may be expended by permitting the device to operate in more strenuous conditions for a period of time.
-
公开(公告)号：US20170330528A1
公开(公告)日：2017-11-16
申请号：US15471553
申请日：2017-03-28
Applicant: Apple Inc.
Inventor： John G. Dorsey , James S. Ismail , Keith Cox , Gaurav Kapoor
CPC classification number: G09G5/003 , G06F1/20 , G06F1/26 , G06F1/324 , G06F1/3296 , G06T1/20 , G06T1/60 , G06T13/80 , G06T2200/28 , G09G5/18 , G09G2354/00 , G09G2360/08 , G09G2360/127 , Y02D10/126 , Y02D10/172
Abstract: The invention provides a technique for targeted scaling of the voltage and/or frequency of a processor included in a computing device. One embodiment involves scaling the voltage/frequency of the processor based on the number of frames per second being input to a frame buffer in order to reduce or eliminate choppiness in animations shown on a display of the computing device. Another embodiment of the invention involves scaling the voltage/frequency of the processor based on a utilization rate of the GPU in order to reduce or eliminate any bottleneck caused by slow issuance of instructions from the CPU to the GPU. Yet another embodiment of the invention involves scaling the voltage/frequency of the CPU based on specific types of instructions being executed by the CPU. Further embodiments include scaling the voltage and/or frequency of a CPU when the CPU executes workloads that have characteristics of traditional desktop/laptop computer applications.
-
Patent Agency Ranking
16.发明授权公开(公告)号：US08818269B2
公开(公告)日：2014-08-26
申请号：US13689594
申请日：2012-11-29
Applicant: Apple Inc.
Inventor： John G. Dorsey
IPC: H04B7/00
CPC classification number: H04B7/26 , G06F17/30035 , G06Q10/02 , G06Q30/0268 , G06Q50/30
Abstract: Systems are provided that support millimeter-wave wireless communications between hosts and electronic devices. A host may be formed using a personal computer associated with a user or computing equipment associated with a public establishment. Content can be automatically synchronized between the host and the user's electronic device over a millimeter-wave wireless communications link in a communications band such as a 60 GHz wireless communications band. Synchronization operations may be performed based on user content preferences. Content preference information may be gathered explicitly from a user using on-screen options or may be gathered by monitoring user media playback activities and media rating activities. The content preference information may be transmitted automatically from an electronic device to a host when the electronic device is brought within range of the host. Synchronization operations may be performed automatically when a user is in proximity of a point-of-sale terminal or ticketing equipment.
Abstract translation: 提供支持主机和电子设备之间的毫米波无线通信的系统。 可以使用与用户相关联的个人计算机或与公共机构相关联的计算设备来形成主机。 内容可以通过诸如60GHz无线通信频带的通信频带中的毫米波无线通信链路在主机和用户的电子设备之间自动同步。 可以基于用户内容偏好来执行同步操作。 可以使用屏幕选项从用户显式收集内容偏好信息，或者可以通过监视用户媒体播放活动和媒体评级活动来收集内容偏好信息。 当电子设备进入主机的范围内时，内容偏好信息可以从电子设备自动发送到主机。 当用户位于销售点终端或票务设备附近时，可以自动执行同步操作。
-
公开(公告)号：US12147839B2
公开(公告)日：2024-11-19
申请号：US17392929
申请日：2021-08-03
Applicant: Apple Inc.
Inventor： John G. Dorsey , Bryan R. Hinch , Ronit Banerjee , Kushal Dalmia , Daniel A. Chimene , Jaidev P. Patwardhan
Abstract: Embodiments include an asymmetric multiprocessing (AMP) system having a first central processing unit (CPU) cluster comprising a first core type, and a second CPU cluster comprising a second core type, where the AMP system can update a thread metric for a first thread running on the first CPU cluster based at least on: a past shared resource overloaded metric of the first CPU cluster, and on-core metrics of the first thread. The on-core metrics can indicate that first thread contributes to contention of the same shared resource corresponding to the past shared resource overloaded metric of the first CPU cluster. The AMP system can assign the first thread to a different CPU cluster while other threads of the same thread group remain assigned to the first CPU cluster. The thread metric can include a Matrix Extension (MX) thread flag or a Bus Interface Unit (BIU) thread flag.
-
公开(公告)号：US11507381B2
公开(公告)日：2022-11-22
申请号：US17244377
申请日：2021-04-29
Applicant: Apple Inc.
Inventor： Aditya Venkataraman , Bryan R. Hinch , John G. Dorsey
IPC: G06F9/38 , G06F1/3228 , G06F1/3296 , G06F9/48 , G06F9/50
Abstract: Closed loop performance controllers of asymmetric multiprocessor systems may be configured and operated to improve performance and power efficiency of such systems by adjusting control effort parameters that determine the dynamic voltage and frequency state of the processors and coprocessors of the system in response to the workload. One example of such an arrangement includes applying hysteresis to the control effort parameter and/or seeding the control effort parameter so that the processor or coprocessor receives a returning workload in a higher performance state. Another example of such an arrangement includes deadline driven control, in which the control effort parameter for one or more processing agents may be increased in response to deadlines not being met for a workload and/or decreased in response to deadlines being met too far in advance. The performance increase/decrease may be determined by comparison of various performance metrics for each of the processing agents.
-
公开(公告)号：US11494193B2
公开(公告)日：2022-11-08
申请号：US17384399
申请日：2021-07-23
Applicant: Apple Inc.
Inventor： Aditya Venkataraman , Bryan R. Hinch , John G. Dorsey
IPC: G06F1/00 , G06F9/38 , G06F1/3228 , G06F1/3296 , G06F9/48 , G06F9/50
Abstract: Closed loop performance controllers of asymmetric multiprocessor systems may be configured and operated to improve performance and power efficiency of such systems by adjusting control effort parameters that determine the dynamic voltage and frequency state of the processors and coprocessors of the system in response to the workload. One example of such an arrangement includes applying hysteresis to the control effort parameter and/or seeding the control effort parameter so that the processor or coprocessor receives a returning workload in a higher performance state. Another example of such an arrangement includes deadline driven control, in which the control effort parameter for one or more processing agents may be increased in response to deadlines not being met for a workload and/or decreased in response to deadlines being met too far in advance. The performance increase/decrease may be determined by comparison of various performance metrics for each of the processing agents.
-
公开(公告)号：US11231966B2
公开(公告)日：2022-01-25
申请号：US16147077
申请日：2018-09-28
Applicant: Apple Inc.
Inventor： John G. Dorsey , Daniel A. Chimene , Andrei Dorofeev , Bryan R. Hinch , Evan M. Hoke , Aditya Venkataraman
IPC: G06F9/50 , G06F9/48 , G06F1/3234 , G06F1/329 , G06F1/3296 , G06F9/38 , G06F9/26 , G06F9/54 , G06F1/20 , G06F1/324 , G06F1/3206 , G06F9/30
Abstract: Systems and methods are disclosed for scheduling threads on an asymmetric multiprocessing system having multiple core types. Each core type can run at a plurality of selectable voltage and frequency scaling (DVFS) states. Threads from a plurality of processes can be grouped into thread groups. Execution metrics are accumulated for threads of a thread group and fed into a plurality of tunable controllers. A closed loop performance control (CLPC) system determines a control effort for the thread group and maps the control effort to a recommended core type and DVFS state. A closed loop thermal and power management system can limit the control effort determined by the CLPC for a thread group, and limit the power, core type, and DVFS states for the system. Metrics for workloads offloaded to co-processors can be tracked and integrated into metrics for the offloading thread group.
-
-
-
-
-
-
-
-
-
Search Results
38
records
(took 0.021 seconds)
