-
公开(公告)号:US20170372479A1
公开(公告)日:2017-12-28
申请号:US15190784
申请日:2016-06-23
Applicant: INTEL CORPORATION
Inventor: Gowri Somanath , Jiajie Yao , Yong Jiang
CPC classification number: G06T7/11 , G06T7/136 , G06T7/143 , G06T7/174 , G06T2207/10016 , G06T2207/10024 , G06T2207/10028 , G06T2207/20112
Abstract: Techniques are provided for segmentation of objects, in videos comprising a sequence of color and depth image frames. A methodology implementing the techniques according to an embodiment includes receiving image frames, including an initial reference frame, and receiving a mask to outline a region in the reference frame that contains the object to be segmented. The method also includes calculating Gaussian mixture models associated with both the masked region and a background region external to the masked region. The method further includes segmenting the object from a current frame based on a modelling of the pixels within an active area of the current frame as a Markov Random Field of nodes for cost minimization. The costs are based in part on the Gaussian mixture models. The active area is based on the segmentation of a previous frame and on an estimation of optical flow between the previous frame and the current frame.
-
公开(公告)号:US09832305B2
公开(公告)日:2017-11-28
申请号:US14779512
申请日:2014-12-12
Applicant: Intel Corporation
Inventor: Jianghong Du , Yong Jiang , Jim S Baca
IPC: H04M1/00 , H04M1/725 , G06F1/16 , G06F3/01 , A61B5/00 , A61B5/01 , A61B5/024 , G06F3/16 , H04M3/42 , H04M1/02
CPC classification number: H04M1/72569 , A61B5/0077 , A61B5/01 , A61B5/02438 , A61B5/4809 , A61B5/6898 , A61B2562/0219 , G06F1/163 , G06F1/1686 , G06F1/1694 , G06F3/015 , G06F3/165 , H04M1/0264 , H04M1/72527 , H04M3/42051 , H04M19/04
Abstract: Various systems and methods for configuring a smartphone based on a user's sleep status are described herein. A compute device includes a determination module to determine a physiological state of a person and a configuration module to configure a quiet mode of the compute device based on the physiological state of the person.
-
公开(公告)号:US09191108B2
公开(公告)日:2015-11-17
申请号:US14128609
申请日:2013-07-16
Applicant: Intel Corporation
Inventor: Yong Jiang
IPC: G06K7/10 , H04B10/116
CPC classification number: H04B10/116
Abstract: Various embodiments are generally directed to techniques for reducing the consumption of electric power in decoding VLC frame patterns by selectively decoding data patterns based on an analysis of marker patterns. A device to receive data in visual light communications includes a processor component; and a decoding component for execution by the processor component to analyze a marker pattern of a frame pattern in a captured image to determine whether the frame pattern is a useful frame pattern, and to selectively decode a data pattern of the frame pattern to retrieve a packet of data based on the analysis. Other embodiments are described and claimed.
Abstract translation: 各种实施例通常涉及通过基于标记图案的分析来选择性地解码数据模式来减少解码VLC帧模式中的电力消耗的技术。 在视觉光通信中接收数据的设备包括处理器组件; 以及解码部件,用于由处理器部件执行以分析捕获图像中的帧图案的标记图案,以确定所述帧模式是否是有用的帧模式,并且选择性地解码所述帧模式的数据模式以检索分组 的数据基于分析。 描述和要求保护其他实施例。
-
公开(公告)号:US11698964B2
公开(公告)日:2023-07-11
申请号:US16650643
申请日:2017-12-13
Applicant: INTEL CORPORATION
Inventor: Danyu Bi , Salmin Sultana , Yuanyuan Li , Yong Jiang , Pramod Pesara , Selvakumar Panneer , Ravi Sahita
CPC classification number: G06F21/56 , G06F9/30061 , G06F9/448 , G06F11/3636 , G06F12/1009 , G06F21/566 , H04L63/145 , H04L63/1441
Abstract: A system for detecting malware includes a processor to collect processor trace information corresponding to an application being executed by the processor (202). The processor can also detect an invalid indirect branch instruction from the processor trace information (204) and detect at least one malware instruction being executed by the application in response to analyzing modified memory values corresponding to the invalid indirect branch (206). Additionally, the processor can block the application from accessing or modifying memory (208).
-
公开(公告)号:US11257235B2
公开(公告)日:2022-02-22
申请号:US17072784
申请日:2020-10-16
Applicant: Intel Corporation
Inventor: Yi Wu , Shaojun Yao , Yong Jiang
IPC: G06T7/557 , H04N13/271 , H04N13/218 , H04N13/00
Abstract: A system for sub-pixel disparity estimation is described herein. The system includes memory circuitry to store image data and at least one processor to execute instructions to calculate a first disparity for a set of reference views. The reference views correspond to a first subset of views among a plurality of sub-aperture views represented in the image data. The at least one processor is to refine the first disparity to a second disparity for the reference views. The second disparity has higher precision than the first disparity. The at least one processor is to map the second disparity from the reference views to a second subset of views among the plurality of sub-aperture views different than the first subset of views.
-
公开(公告)号:US11210811B2
公开(公告)日:2021-12-28
申请号:US16339251
申请日:2016-11-03
Applicant: Intel Corporation
Inventor: Yong Jiang , Caihong Ma , Xiaorui Xu , Mahamood Hussain
Abstract: In one example, a system for real-time three-dimensional (3D) calibration includes a processor detecting mark corners at two-dimensional (2D) coordinates in an image coordinate system of an image of a specified pattern. The processor determines 3D coordinates of the mark corners in a world coordinate system based on the pattern. The 3D coordinates correspond to the 2D coordinates. The processor determines baseline depth values corresponding to original depth values for proper points on a mark plane, based on the 2D coordinates and the 3D coordinates. The processor generates a fitting model based on the baseline depth values.
-
公开(公告)号:US20180329762A1
公开(公告)日:2018-11-15
申请号:US15778109
申请日:2015-12-25
Applicant: Intel Corporation
Inventor: Yuanyuan Li , Yuting Yang , Yong Jiang , Yao Wang
IPC: G06F9/54
CPC classification number: G06F9/542 , G06F9/44 , G06F9/4411
Abstract: Methods and apparatus relating to event-driven framework for GPU (Graphics Processing Unit) programming are described. In an embodiment, event-driven logic receives a signal that indicates detection of an event by a device. Memory stores information corresponding to a kernel that is to be associated with the event. The event-driven logic causes a Graphics Processing Unit (GPU) to execute the kernel to process one or more operations in response to the event. Other embodiments are also disclosed and claimed.
-
18.
公开(公告)号:US20170364440A1
公开(公告)日:2017-12-21
申请号:US15525033
申请日:2014-12-08
Applicant: Intel Corporation
Inventor: Jianghong Du , Yong Jiang , Lei Shen , Yuanyuan Li
IPC: G06F12/0804
Abstract: Described is a machine-readable storage medium having instructions stored thereon, that when executed, cause a processor to perform a method which comprises: grouping two or more work groups to form a super-workgroup; and partitioning a portion of a memory space into one or more super-shared local memories (Super-SLMs), wherein the memory space shared within the super-workgroup forms at least one Super-SLM of the one or more Super-SLMs. Described is an apparatus which comprises: a plurality of execution units; a cache memory having a portion characterized as a SLM which is shared with the plurality of execution units at least one of which is to operate on a work group of a sub-slice, wherein the SLM is shared within the work group; and at least one Super-SLM for providing shared memory accessible by different work groups in the sub-slice, wherein the at least one of the execution units is to operate on the different work groups.
-
公开(公告)号:US12066946B2
公开(公告)日:2024-08-20
申请号:US17704340
申请日:2022-03-25
Applicant: Intel Corporation
Inventor: Xiaodong Qiu , Yong Jiang , Changwon Rhee , Cui Tang , Shuangpeng Zhou , Lei Chen , Danyu Bi , Peiqing Jiang , Chengxi Wu
IPC: G06F12/084 , G06F9/48
CPC classification number: G06F12/084 , G06F9/4818 , G06F2212/604
Abstract: Embodiments are generally directed to methods and apparatuses for dynamically changing data priority in a cache. An embodiment of an apparatus comprising: a priority controller to: receive a memory access request to request data; and set a priority flag for the memory access request based on an accumulated access amount of data stored in a memory block to be accessed by the memory access request to dynamically change a priority level of the requested data.
-
公开(公告)号:US11989580B2
公开(公告)日:2024-05-21
申请号:US17197304
申请日:2021-03-10
Applicant: Intel Corporation
Inventor: Yong Jiang , Yuanyuan Li , Jianghong Du , Kuilin Chen , Thomas A. Tetzlaff
CPC classification number: G06F9/4843 , G06F9/3009 , G06F9/522 , G06T1/20 , G06F8/458 , G06F9/30087
Abstract: Embodiments described herein provide a system, method, and apparatus to accelerate reduce operations in a graphics processor. One embodiment provides an apparatus including one or more processors, the one or more processors including a first logic unit to perform a merged write, barrier, and read operation in response to a barrier synchronization request from a set of threads in a work group, synchronize the set of threads, and report a result of an operation specified in association with the barrier synchronization request.
-
-
-
-
-
-
-
-
-