中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

30 records (took 0.015 seconds)

    Test pattern optimization for LDPC based flawscan
    11.
    发明授权
    Test pattern optimization for LDPC based flawscan 有权
    基于LDPC的瑕疵的测试模式优化

    公开(公告)号：US09246519B2

    公开(公告)日：2016-01-26

    申请号：US13672218

    申请日：2012-11-08

    Applicant: LSI Corporation

    Inventor： Jefferson E. Singleton ,  Shaohua Yang ,  Bruce A. Wilson ,  Keenan T. O'Brien

    IPC: G06F11/263 ,  H03M13/00 ,  H03M13/11 ,  H03M13/35

    CPC classification number: H03M13/6356 ,  H03M13/11 ,  H03M13/35 ,  H03M13/63 ,  H03M13/6343

    Abstract: A method for producing a LDPC encoded test pattern for media in a LDPC based drive system includes adding error detection code data to a predominantly zero bit test pattern and adding additional zero bits to produce a test pattern of a desirable length. The test pattern may then be scrambled to produce a desirable flaw detection test pattern. The flaw detection test pattern may then be encoding with an LDPC code, or other error correction code with minimal disturbance to the run length constraints of the data pattern, and written to a storage medium.

    Abstract translation: 一种用于在基于LDPC的驱动系统中产生用于媒体的LDPC编码测试模式的方法，包括将误差检测码数据添加到主要为零比特的测试模式，并且添加额外的零比特以产生期望长度的测试模式。 然后可以对测试图案进行加扰以产生所需的探伤测试图案。 然后，探伤测试模式可以用LDPC码或其他纠错码进行编码，对数据模式的游程长度限制具有最小干扰，并写入存储介质。

    Multiple Track Detection
    12.
    发明申请
    Multiple Track Detection 有权
    多轨检测

    公开(公告)号：US20150199991A1

    公开(公告)日：2015-07-16

    申请号：US14158739

    申请日：2014-01-17

    Applicant: LSI Corporation

    Inventor： George Mathew ,  Bruce A. Wilson ,  Jongseung Park

    IPC: G11B20/10

    CPC classification number: G11B20/10046 ,  G11B5/09 ,  G11B20/10055 ,  G11B20/10222 ,  G11B20/10268

    Abstract: An apparatus for reading data includes an array of analog inputs operable to receive analog signals retrieved from a magnetic storage medium, wherein the analog inputs correspond to multiple data tracks on the magnetic storage medium, and wherein the number of analog inputs in the array of analog inputs is greater than the number of data tracks being read, at least one joint equalizer operable to filter the analog inputs to yield an equalized output for each of the data tracks being read, and at least one data detector operable to apply a detection algorithm to the equalized output from the joint equalizer to yield detected values for each of the data tracks being read.

    Abstract translation: 一种用于读取数据的装置包括可操作以接收从磁存储介质检索的模拟信号的模拟输入阵列，其中所述模拟输入对应于所述磁存储介质上的多个数据磁道，并且其中所述模拟输入阵列中的模拟输入的数量 至少一个联合均衡器可操作以对模拟输入进行滤波，以产生正被读取的每个数据轨道的均衡输出，以及至少一个数据检测器，可操作以将检测算法应用于 来自联合均衡器的均衡输出，以产生正被读取的每个数据轨道的检测值。

    Diversity loop detector with component detector switching
    14.
    发明授权
    Diversity loop detector with component detector switching 有权
    具有分量检测器切换的分集环路检测器

    公开(公告)号：US09407295B2

    公开(公告)日：2016-08-02

    申请号：US13741482

    申请日：2013-01-15

    Applicant: LSI Corporation

    Inventor： Yang Han ,  Yu Kou ,  Xuebin Wu ,  Bruce A. Wilson

    IPC: G06F17/18 ,  H03M13/41

    CPC classification number: H03M13/41

    Abstract: Aspects of the disclosure pertain to a system and method for providing component detector switching for a diversity loop detector. Switching between component detectors is performed via one of: a periodic state likelihood reset process, a slope-based switching process, or a cross-over connection process. The joint decision circuit switches among component detectors to promote improved performance with present of constant or transition phase offset.

    Abstract translation: 本公开的方面涉及用于为分集环路检测器提供分量检测器切换的系统和方法。 通过周期状态似然重置处理，基于斜率的切换处理或交叉连接处理之一来执行分量检测器之间的切换。 联合决策电路在组件检测器之间切换，以通过存在恒定或过渡相位偏移来促进改进的性能。

    Non-decision directed magnetoresistive asymetry estimation
    15.
    发明授权
    Non-decision directed magnetoresistive asymetry estimation 有权
    非决策定向磁阻非对称估计

    公开(公告)号：US09224421B2

    公开(公告)日：2015-12-29

    申请号：US14200228

    申请日：2014-03-07

    Applicant: LSI Corporation

    Inventor： Bruce A. Wilson ,  Nayak Ratnakar Aravind ,  Haitao Xia

    IPC: G11B5/02 ,  G11B20/10 ,  G11B5/012

    CPC classification number: G11B20/10324 ,  G11B5/012 ,  G11B5/455 ,  G11B20/10009 ,  G11B20/10027 ,  G11B20/10037 ,  G11B2005/0016

    Abstract: Systems and methods for magnetoresistive asymmetry estimation may include, but are not limited to, operations for: receiving a magnetic read head transducer output; computing a mean value of the magnetic read head transducer output; computing a median value of the magnetic read head transducer output; and applying a correction coefficient to a magnetic read head detector input according to at least the mean value of the magnetic read head transducer output and the median value of the magnetic read head transducer output.

    Abstract translation: 用于磁阻非对称估计的系统和方法可以包括但不限于用于：接收磁读头传感器输出的操作; 计算磁读头传感器输出的平均值; 计算磁读头转换器输出的中值; 以及至少根据磁读头变换器输出的平均值和磁读头变换器输出的中值，向磁读头检测器输入施加校正系数。

    Test Pattern Optimization for LDPC Based Flawscan
    17.
    发明申请
    Test Pattern Optimization for LDPC Based Flawscan 有权
    基于LDPC的Flawscan的测试模式优化

    公开(公告)号：US20140129890A1

    公开(公告)日：2014-05-08

    申请号：US13672218

    申请日：2012-11-08

    Applicant: LSI CORPORATION

    Inventor： Jefferson E. Singleton ,  Shaohua Yang ,  Bruce A. Wilson ,  Keenan T. O'Brien

    IPC: G06F11/263

    CPC classification number: H03M13/6356 ,  H03M13/11 ,  H03M13/35 ,  H03M13/63 ,  H03M13/6343

    Abstract: A method for producing a LDPC encoded test pattern for media in a LDPC based drive system includes adding error detection code data to a predominantly zero bit test pattern and adding additional zero bits to produce a test pattern of a desirable length. The test pattern may then be scrambled to produce a desirable flaw detection test pattern. The flaw detection test pattern may then be encoding with an LDPC code, or other error correction code with minimal disturbance to the run length constraints of the data pattern, and written to a storage medium.

    Abstract translation: 一种用于在基于LDPC的驱动系统中产生用于媒体的LDPC编码测试模式的方法，包括将误差检测码数据添加到主要为零比特的测试模式，并且添加额外的零比特以产生期望长度的测试模式。 然后可以对测试图案进行加扰以产生所需的探伤测试图案。 然后，探伤测试模式可以用LDPC码或其他纠错码进行编码，对数据模式的游程长度限制具有最小干扰，并写入存储介质。

    Systems and methods for multi-algorithm concatenation encoding and decoding
    18.
    发明授权
    Systems and methods for multi-algorithm concatenation encoding and decoding 有权
    多算法级联编码和解码的系统和方法

    公开(公告)号：US09219503B2

    公开(公告)日：2015-12-22

    申请号：US14072604

    申请日：2013-11-05

    Applicant: LSI Corporation

    Inventor： Shu Li ,  Fan Zhang ,  Bruce A. Wilson ,  Jun Xiao

    IPC: H03M13/00 ,  H03M13/29 ,  H03M13/11 ,  H03M13/15

    CPC classification number: H03M13/2942 ,  H03M13/1102 ,  H03M13/1515 ,  H03M13/2906 ,  H03M13/2909 ,  H03M13/293 ,  H03M13/2957 ,  H03M13/6343

    Abstract: Systems and method relating generally to data processing, and more particularly to systems and methods for encoding and decoding information. Some embodiments include one or both of a multi-algorithm data encoder circuit and/or a multi-algorithm data decoder circuit. In some cases, a first algorithm encoding is applied on a first section by section basis to a user data set yield an encoded portion; and a second algorithm encoding is applied on a second section by section basis to a data set derived from a subset of the encoded portion.

    Abstract translation: 一般涉及数据处理的系统和方法，更具体地涉及用于编码和解码信息的系统和方法。 一些实施例包括多算法数据编码器电路和/或多算法数据解码器电路中的一个或两个。 在一些情况下，第一算法编码在第一个逐个部分的基础上应用于用户数据集，产生一个编码部分; 并且第二算法编码被应用于从编码部分的子集导出的数据集的第二部分。

    ADAPTIVE CALIBRATION OF NOISE PREDICTIVE FINITE IMPULSE RESPONSE FILTER BASED ON DECODER CONVERGENCE
    19.
    发明申请
    ADAPTIVE CALIBRATION OF NOISE PREDICTIVE FINITE IMPULSE RESPONSE FILTER BASED ON DECODER CONVERGENCE 有权
    基于解码器融合的噪声预测有限脉冲响应滤波器的自适应校准

    公开(公告)号：US20150279421A1

    公开(公告)日：2015-10-01

    申请号：US14251350

    申请日：2014-04-11

    Applicant: LSI Corporation

    Inventor： Bruce A. Wilson ,  Haitao Xia ,  Seongwook Jeong ,  Weijun Tan

    IPC: G11B20/18 ,  G11B20/10

    CPC classification number: G11B20/1833 ,  G11B20/10046 ,  G11B20/10509 ,  G11B2020/185 ,  G11B2020/1856 ,  G11B2020/1863 ,  H03M13/1142

    Abstract: A communication system and a noise predictive calibration method are disclosed. The communication system includes a decoder configured to decode an input signal, wherein the decoder produces one of: a converged data output when the decoder decodes the input signal successfully, and a non-converged data output when the decoder decodes the input signal unsuccessfully. The communication system also includes a convergence monitor configured to determine a calibration procedure based on at least one of: a number of times where the decoder decodes successfully, and a number of times where the decoder decodes unsuccessfully. A noise predictive calibration circuit is configured to utilize output produced by the decoder without qualification when the convergence monitor indicates utilization of a first calibration procedure. The noise predictive calibration circuit is further configured to utilize only the converged data output produced by the decoder when the convergence monitor indicates utilization of a second calibration procedure.

    Abstract translation: 公开了通信系统和噪声预测校准方法。 通信系统包括：解码器，被配置为对输入信号进行解码，其中解码器产生以下之一：当解码器成功地解码输入信号时的收敛数据输出;当解码器解码输入信号失败时，输出非收敛数据。 通信系统还包括汇聚监视器，其被配置为基于以下中的至少一个来确定校准过程：解码器成功解码解码的次数以及解码器不成功解码的次数。 当收敛监视器指示使用第一校准过程时，噪声预测校准电路被配置为利用解码器产生的输出而不限定。 噪声预测校准电路还被配置为当会聚监视器指示使用第二校准过程时仅利用由解码器产生的会聚数据输出。

Patent Agency Ranking