CONTROL CIRCUIT FOR AN ELECTRONIC CONVERTER, RELATED INTEGRATED CIRCUIT, ELECTRONIC CONVERTER AND METHOD

    公开(公告)号:US20210384830A1

    公开(公告)日:2021-12-09

    申请号:US17335523

    申请日:2021-06-01

    Abstract: A control circuit for controlling switching operation of a switching stage of a converter includes a phase detector circuit that generates a pulse-width modulated (PWM) signal in response to a phase comparison of two clock signals. A first clock signal has a frequency determined as a function of a first feedback signal proportional to converter output voltage. A first transconductance amplifier generates a first current indicative of a difference between a reference voltage and the first feedback signal, and a second transconductance amplifier generates a second current indicative of a difference between the reference voltage and a second feedback signal proportional to a derivative of the converter output voltage. A delay line introduces a delay in the first clock signal that is dependent on the first and second currents as well as a compensation current dependent on a selected operational mode of the converter.

    HALF-BRIDGE CIRCUIT WITH SLEW RATE CONTROL

    公开(公告)号:US20210184576A1

    公开(公告)日:2021-06-17

    申请号:US17117847

    申请日:2020-12-10

    Abstract: First and second n-channel FETs are connected in series between first and second terminals with an intermediate switching node. First and second driver circuits drive gates of the first and second n-channel FETs, respectively, in response to drive signals. The first driver circuit does not implement slew-rate control. A first resistor and capacitor are connected in series between the output of the first driver circuit and an intermediate node. A first electronic switch is connected between the intermediate node and the first terminal. A second electronic switch is connected between the intermediate node and the gate terminal of the first n-channel FET. A second resistor and a third electronic switch are connected in series between the gate terminal of the first n-channel FET and the switching node. A control circuit generates the drive signals and a first, second and third control signal for the first, second and third electronic switch.

    HALF-BRIDGE DRIVER CIRCUIT
    15.
    发明申请

    公开(公告)号:US20210013808A1

    公开(公告)日:2021-01-14

    申请号:US16924410

    申请日:2020-07-09

    Abstract: First and second FETs of a half-bridge are series connected between first and second terminals and are gate driven, respectively, by first and second drivers. An inductance is connected to the intermediate node of the half-bridge. Power supply for the second driver circuit is a supply voltage generated by a voltage regulator as a function of the voltage between the first and the second terminal. Power supply for the first driver circuit is a supply voltage generated by a bootstrap capacitor having a first terminal connected via a first switch to receive the supply voltage output from the voltage regulator and a second terminal connected to the intermediate node. The first terminal of the bootstrap capacitor is further connected by a second switch to receive a second supply voltage. A control circuit generates control signals for the first and second driver circuits and the first and second switches.

    CIRCUIT, CORRESPONDING MULTI-PHASE CONVERTER DEVICE AND METHOD OF OPERATION

    公开(公告)号:US20210006163A1

    公开(公告)日:2021-01-07

    申请号:US16916335

    申请日:2020-06-30

    Inventor: Alberto CATTANI

    Abstract: A first switch couples an input node receiving a main control signal for a main switching stage of a multi-phase converter to an output node delivering a secondary control signal for a secondary switching stage following actuation of the secondary switching stage. A second switch couples the output node to a capacitor during a time period of actuation/deactuation of the secondary switching stage. Current is sourced to the capacitor during the actuation time period or sunk from the capacitor during the deactuation time period. The sourced or sunk current may be generated proportional to the main control signal.

    HIGH-EFFICIENCY ENERGY HARVESTING INTERFACE AND CORRESPONDING ENERGY HARVESTING SYSTEM

    公开(公告)号:US20160268887A1

    公开(公告)日:2016-09-15

    申请号:US15163394

    申请日:2016-05-24

    CPC classification number: H02M3/02 H02J3/385 H02J7/32 H02J7/35 H02M3/158 Y02B10/14

    Abstract: An electrical-energy harvesting system envisages a transducer for converting energy from an environmental energy source into a transduced signal, an electrical energy harvesting interface for receiving the transduced signal and for supplying a harvesting signal, and an energy storage element coupled to the electrical energy harvesting interface for receiving the harvesting signal. The electrical-energy harvesting system also includes a voltage converter connected to the electrical energy harvesting interface for generating a regulated voltage. The harvesting interface samples an open-circuit voltage value of the transduced signal, generates an optimized voltage value starting from the open-circuit voltage value, and generates an upper threshold voltage and a lower threshold voltage on the basis of the optimized voltage value. The harvesting interface controls the voltage converter in switching mode so that the harvesting signal has a value between the upper and lower threshold voltages in at least one operating condition.

    DC-DC CONVERTER CIRCUIT AND CORRESPONDING METHOD OF OPERATION

    公开(公告)号:US20240120838A1

    公开(公告)日:2024-04-11

    申请号:US18376328

    申请日:2023-10-03

    CPC classification number: H02M3/158 H02M1/0035

    Abstract: In a DC-DC converter, a duty-cycle control signal is generated in response to comparing the switching stage output voltage and a reference voltage signal. A first circuit compares the duty-cycle control signal and a ramp to produce a PWM signal. A second circuit compares the duty-cycle control signal and a skip threshold to produce a skip control signal which halts switching operation of the switching stage. A count is made of number of periods of the skip control signal during a monitoring time window and the number of periods of a clock signal during a period of the skip control signal is counted. When the counted number of skip control signal periods is within a first range and the counted number of clock signal periods is within a second range, a common detection signal is asserted to trigger varying a value of the skip threshold signal.

    DC-DC CONVERTER CIRCUIT, CORRESPONDING METHOD OF OPERATION AND METHOD OF TRIMMING A DC-DC CONVERTER CIRCUIT

    公开(公告)号:US20240006994A1

    公开(公告)日:2024-01-04

    申请号:US18214646

    申请日:2023-06-27

    CPC classification number: H02M3/158

    Abstract: A DC-DC boost converter includes an input receiving an input voltage and an output producing an output voltage. A switching stage is formed by a low-side transistor arranged between a switching node and a ground node, and a high-side transistor arranged between the switching node and the output. The high-side transistor includes a body diode having an anode coupled to the switching node and a cathode coupled to the output. The converter is controlled in an asynchronous operation mode where the low-side transistor is driven alternately to a conductive state and a non-conductive state, and the high-side transistor is driven steadily to a non-conductive state. A variable load circuit is selectively coupled between the two output terminals when the converter is in the asynchronous operation mode in order to sink a load current having a value that is a function of a value of the input voltage.

Patent Agency Ranking