-
公开(公告)号:US20180285195A1
公开(公告)日:2018-10-04
申请号:US15997674
申请日:2018-06-04
Applicant: Silicon Motion Inc.
Inventor: Tsung-Chieh Yang , Hong-Jung Hsu , Jian-Dong Du
CPC classification number: G06F11/1068 , G06F11/1072 , G06F11/1076 , G11C11/5621 , G11C11/5628 , G11C11/5642 , G11C16/0483 , G11C16/10 , G11C16/26 , G11C29/52 , G11C2211/5641
Abstract: A flash memory method includes: classifying data into a plurality of groups of data; respectively executing error code encoding to generate first corresponding parity check code to store the groups of data and first corresponding parity check code into flash memory module as first blocks; reading out the groups of data from first blocks; executing error correction and de-randomize operation upon read out data to generate de-randomized data; executing randomize operation upon de-randomized data according to a set of seeds to generate randomized data; performing error code encoding upon randomized data to generate second corresponding parity check code; and, storing randomized data and second corresponding parity check code into flash memory module as second block; a cell of first block is used for storing data of first bit number which is different from second bit number corresponding to a cell of second block.
-
公开(公告)号:US20230032032A1
公开(公告)日:2023-02-02
申请号:US17963999
申请日:2022-10-11
Applicant: Silicon Motion, Inc.
Inventor: Tsung-Chieh Yang , Hong-Jung Hsu , Jian-Dong Du
Abstract: A flash memory method includes: classifying data into a plurality of groups of data; respectively executing error code encoding to generate first corresponding parity check code to store the groups of data and first corresponding parity check code into flash memory module as first blocks; reading out the groups of data from first blocks; executing error correction and de-randomize operation upon read out data to generate de-randomized data; executing randomize operation upon de-randomized data according to a set of seeds to generate randomized data; performing error code encoding upon randomized data to generate second corresponding parity check code; and, storing randomized data and second corresponding parity check code into flash memory module as second block; a cell of first block is used for storing data of first bit number which is different from second bit number corresponding to a cell of second block.
-
公开(公告)号:US20220066641A1
公开(公告)日:2022-03-03
申请号:US17500966
申请日:2021-10-14
Applicant: Silicon Motion, Inc.
Inventor: Jian-Dong Du , Chia-Jung Hsiao , Tsung-Chieh Yang
Abstract: A method for use in management of a flash memory module is provided. The flash memory module has a plurality of blocks, wherein a portion of the blocks belong to a spare pool. The method includes: preserving at least one erased block in the spare pool for a write operation; monitoring an erasing period regarding the at least one erased block; and performing a replacement operation to replace the at least one erased block when the erase time exceeds a threshold.
-
14.
公开(公告)号:US11210028B2
公开(公告)日:2021-12-28
申请号:US16856008
申请日:2020-04-22
Applicant: Silicon Motion, Inc.
Inventor: Jian-Dong Du , Pi-Ju Tsai
Abstract: The present invention discloses a method for accessing a flash memory module, wherein the flash memory module comprises a plurality of block, each block is implemented by a plurality of word lines, and each word line comprises a plurality of memory cells supporting a plurality of states. The method comprises the steps of: reading the memory cells of at least a first word line of a specific block of the plurality of blocks to obtain a cumulative distribution information of the states of the memory cells; determining a target decoding flow selected from at least a first decoding flow and a second decoding flow according to the cumulative distribution information; reading the memory cells of a second word line to obtain readout information of the second word line; and using the target decoding flow to decode the readout information of the second word line.
-
15.
公开(公告)号:US20200242024A1
公开(公告)日:2020-07-30
申请号:US16683191
申请日:2019-11-13
Applicant: Silicon Motion, Inc.
Inventor: Jian-Dong Du , Chia-Jung Hsiao , Tsung-Chieh Yang
IPC: G06F12/02 , G06F12/0882 , G06F13/16 , G11C11/4099 , G11C11/4074 , G11C11/4093
Abstract: The present invention provides a flash memory controller, wherein the flash memory controller is arranged to access a flash memory module, and the flash memory controller includes a ROM, a microprocessor and a timer. The ROM stores a program code, the microprocessor is configured to execute the program code to control the access of the flash memory module, and the timer is used to generate time information. In the operations of the flash memory controller, the microprocessor refers to the time information to perform dummy read operations upon at least a portion of the blocks, wherein the dummy read operations are not triggered by read commands from a host device.
-
16.
公开(公告)号:US20190089374A1
公开(公告)日:2019-03-21
申请号:US16194374
申请日:2018-11-18
Applicant: Silicon Motion Inc.
Inventor: Tsung-Chieh Yang , Jian-Dong Du
Abstract: A method for performing low-density parity check (LDPC) decoding includes: in a first decoder which operates in a first mode, performing a plurality of decoding iterations of a codeword using a first algorithm, including: decoding the codeword to generate first information including a number of failed check nodes; linking the number of failed check nodes to a log-likelihood ratio (LLR) value to generate second information; and performing parity check equations for the codeword at check nodes. When a predetermined number of decoding iterations in the first decoder is reached without the parity check equations being solved, decoding of the codeword using the first decoder is stopped, the codeword is input to a second decoder and decoding of the codeword in the second decoder using a second algorithm and the second information is started.
-
公开(公告)号:US20180143877A1
公开(公告)日:2018-05-24
申请号:US15876211
申请日:2018-01-22
Applicant: Silicon Motion Inc.
Inventor: Tsung-Chieh Yang , Hong-Jung Hsu , Jian-Dong Du
CPC classification number: G06F11/1068 , G11C11/5621 , G11C11/5628 , G11C16/0483 , G11C16/10 , G11C16/26 , G11C16/32 , G11C16/3418 , G11C29/52
Abstract: A method used in a flash memory module having a plurality of storage blocks is disclosed. Each storage block can be used as a first block or a second block wherein a cell of the first block is arranged for storing data of 1 bit and a cell of the second block is arranged for storing data of at least 2 bits. The method includes: classifying data to be programmed into a plurality of groups of data; executing error code encoding to generate a corresponding parity check code to store the groups of data and the corresponding parity check code to at least one block of first blocks; and after completing storing the groups of data, performing an internal copy operation upon the groups of data and the corresponding parity check code from the at least one block of the first blocks to at least one second block.
-
公开(公告)号:US20180143876A1
公开(公告)日:2018-05-24
申请号:US15874895
申请日:2018-01-19
Applicant: Silicon Motion Inc.
Inventor: Tsung-Chieh Yang , Hong-Jung Hsu , Jian-Dong Du
CPC classification number: G06F11/1068 , G11C11/5621 , G11C16/10 , G11C16/26 , G11C29/52
Abstract: A method used for a flash memory module having a plurality of storage blocks each can be used as a first block or a second block includes: classifying data into a plurality of groups of data; respectively executing error code encoding to generate a first corresponding parity check code to store the groups of data and the first corresponding parity check code into the flash memory module as first blocks; reading out the groups of data from the first blocks; executing error correction and de-randomize operation upon read out data to generate de-randomized data; executing randomize operation upon the de-randomized data according to a set of seeds to generate randomized data; performing error code encoding upon the randomized data to generate a second corresponding parity check code; and storing the randomized data and the second corresponding parity check code into the flash memory module as the second block.
-
19.
公开(公告)号:US20170288699A1
公开(公告)日:2017-10-05
申请号:US15086006
申请日:2016-03-30
Applicant: Silicon Motion Inc.
Inventor: Tsung-Chieh Yang , Jian-Dong Du
IPC: H03M13/11
CPC classification number: H03M13/1108 , H03M13/1111 , H03M13/1125 , H03M13/1128 , H03M13/3707 , H03M13/3715 , H03M13/45
Abstract: A method for using a first decoder operating in a hard decision hard decoding mode to generate soft information for a second decoder operating in a hard decision soft decoding mode includes: generating a look-up table (LUT) linking a number of failed check nodes to a log-likelihood ratio (LLR) value; in a first iteration of the first decoder, inputting the number of failed check nodes to the LUT table to generate an LLR value; and outputting the LLR value to the second decoder.
-
公开(公告)号:US11500722B2
公开(公告)日:2022-11-15
申请号:US17242326
申请日:2021-04-28
Applicant: Silicon Motion, Inc.
Inventor: Tsung-Chieh Yang , Hong-Jung Hsu , Jian-Dong Du
Abstract: A flash memory method includes: classifying data into a plurality of groups of data; respectively executing error code encoding to generate first corresponding parity check code to store the groups of data and first corresponding parity check code into flash memory module as first blocks; reading out the groups of data from first blocks; executing error correction and de-randomize operation upon read out data to generate de-randomized data; executing randomize operation upon de-randomized data according to a set of seeds to generate randomized data; performing error code encoding upon randomized data to generate second corresponding parity check code; and, storing randomized data and second corresponding parity check code into flash memory module as second block; a cell of first block is used for storing data of first bit number which is different from second bit number corresponding to a cell of second block.
-
-
-
-
-
-
-
-
-