Abstract:
A method for adapting a mixed signal Infinite Impulse Response (IIR) Decision Feedback Equalizer (DFE) using pivot taps and monitor taps is disclosed. The method includes, for a given IIR path for a received signal, updating gain of the given IIR path using a respective pivot tap error-data correlation with a first Least Mean Square (LMS) update equation; and updating a time constant of the given IIR path using a respective monitor tap error-data correlation with a second LMS update equation.
Abstract:
A device and method for providing clock data recovery (CDR) in a receiver is disclosed. The method comprises receiving a Phase Amplitude Modulation (PAM) signal; on startup, using a non-return-to-zero (NRZ)-based phase frequency detector (PFD) to acquire signal frequency from the received PAM signal; and responsive to a determination, switching to a PAM phase detector (PD) for steady state operation.
Abstract:
A device and method for providing clock data recovery (CDR) in a receiver is disclosed. The method comprises receiving a Phase Amplitude Modulation (PAM) signal; on startup, using a non-return-to-zero (NRZ)-based phase frequency detector (PFD) to acquire signal frequency from the received PAM signal; and responsive to a determination, switching to a PAM phase detector (PD) for steady state operation.
Abstract:
Third order distortion is reduced in a CMOS transconductor circuit that includes a first N-channel transistor and a first P-channel transistor, gates of the first N-channel transistor and the first P-channel transistor being coupled to receive an input signal. Drains of the first N-channel transistor and first P-channel transistor are coupled to an output conductor. A first degeneration resistor is coupled between a source of the first P-channel transistor and a first supply voltage and a second degeneration resistor is coupled between a source of the first N-channel transistor and a second supply voltage. A first low impedance bypass circuit is coupled between the sources of the first P-channel transistor and the first N-channel transistor. A low impedance bypass circuit re-circulates second order distortion current that is induced by second-order distortion in drain currents of the first P-channel transistor and the first N-channel transistor, through the first N-channel transistor and first P-channel transistor.
Abstract:
A high linearity phase interpolator (PI) is disclosed. A phase value parameter indicative of a desired phase difference between an output signal and an input clock signal edge may be provided by control logic. A first capacitor may be charged for a first period of time with a first current that is proportional to the phase value parameter to produce a first voltage on the capacitor that is proportional to the phase value parameter. The first capacitor may be further charged for a second period of time with a second current that has a constant value to form a voltage ramp offset by the first voltage. A reference voltage may be compared to the voltage ramp during the second period of time. The output signal may be asserted at a time when the voltage ramp equals the reference voltage.
Abstract:
An integrated circuit package includes a first die that has a microelectromechanical system (MEMS) resonator coupled to a coil. A second die includes a coil fabricated on a top surface of the second die, and an electronic circuit with tank circuit terminals fabricated on the second die and coupled to the second coil. The second die is positioned adjacent the first die such that the first coil is operable to electromagnetically couple to the second coil.
Abstract:
Methods and systems for producing a low-power, low-phase noise oscillating signal using a self-injection locking oscillator. Preferred embodiments include, for example, producing, using an oscillator, a signal having a base frequency component and an Nth harmonic component, wherein N is a selected integer and N>1; filtering said signal through a bandpass filter with Q factor ≥5, said filter configured to pass said Nth harmonic component as a filtered Nth harmonic component; and injecting said filtered Nth harmonic component into said oscillator to thereby self-injection lock said base frequency of said signal.
Abstract:
A Continuous Time Linear Equalizer (CTLE) and a method of operating a CTLE in a receiver for a Pulse Amplitude Modulation (PAM) signal are disclosed. The method includes initiating equalization using an initial equalization setting that is optimized to meet a first objective and responsive to a determination, shifting to a final equalization setting that is optimized to meet a second objective.
Abstract:
A clock oscillator includes with a pullable BAW oscillator to generate an output signal with a target frequency. The BAW oscillator is based on a BAW resonator and voltage-controlled variable load capacitance, responsive to a capacitance control signal to provide a selectable load capacitance. An oscillator driver (such as a differential negative gm transconductance amplifier), is coupled to the BAW oscillator to provide an oscillation drive signal. The BAW oscillator is responsive to the oscillation drive signal to generate the output signal with a frequency based on the selectable load capacitance. The oscillator driver can include a bandpass filter network with a resonance frequency substantially at the target frequency.
Abstract:
The systems and methods of oscillator frequency tuning using a bulk acoustic wave resonator include a relaxation oscillator, a BAW oscillator, a frequency counter, and an adjustment module. The BAW oscillator provides an accurate time reference even over temperature changes. The BAW oscillator is turned on periodically and the relaxation oscillator is calibrated with the BAW oscillator. A temporary and periodic enablement of the BAW oscillator maintains a low current consumption. The frequency counter counts a number of full periods of the BAW oscillator that occur in one period of the relaxation oscillator. Since each frequency is known, the number of pulses of the BAW oscillator that should occur during one period of the relaxation oscillator is known. If the count is different from what should be counted, a correction may be made by adjusting an input parameter of the relaxation oscillator.