-
公开(公告)号:US12094970B2
公开(公告)日:2024-09-17
申请号:US17174023
申请日:2021-02-11
Applicant: Texas Instruments Incorporated
Inventor: Sunglyong Kim , Seetharaman Sridhar , Sameer Pendharkar , David LaFonteese
IPC: H01L29/78 , H01L27/02 , H01L29/06 , H01L29/08 , H01L29/10 , H01L29/40 , H01L29/423 , H02H9/04 , H03K19/0185
CPC classification number: H01L29/7816 , H01L27/0255 , H01L27/0262 , H01L27/0266 , H01L27/027 , H01L27/0285 , H01L29/063 , H01L29/0878 , H01L29/0882 , H01L29/7835 , H01L29/1083 , H01L29/1095 , H01L29/404 , H01L29/42368 , H02H9/044 , H02H9/046 , H03K19/018507
Abstract: An electrostatic discharge (ESD) protection structure that provides snapback protections to one or more high voltage circuit components. The ESD protection structure can be integrated along a peripheral region of a high voltage circuit, such as a high side gate driver of a driver circuit. The ESD protection structure includes a p-channel device and an n-channel device. The p-channel device includes an n-type barrier region circumscribing a p-type drain region with an n-type body region. The p-channel device may be positioned adjacent to the n-channel device and a high voltage junction diode.
-
公开(公告)号:US20230061337A1
公开(公告)日:2023-03-02
申请号:US17463529
申请日:2021-08-31
Applicant: Texas Instruments Incorporated
Inventor: Jungwoo Joh , Sunglyong Kim , Seetharaman Sridhar , Sameer Pendharkar , James Craig Ondrusek , Srikanth Krishnan
IPC: H01L29/417 , H01L23/482 , H01L27/098
Abstract: An integrated circuit, including a source region, a drain region, a channel region between the source region and the drain region, and a gate for inducing a conductive path through the channel region. The integrated circuit also includes structure, proximate a curved length of the gate, for inhibiting current flow along a portion of the channel region.
-
公开(公告)号:US11195915B2
公开(公告)日:2021-12-07
申请号:US16384700
申请日:2019-04-15
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Haian Lin , Frank Alexander Baiocchi , Seetharaman Sridhar
Abstract: In some examples, a semiconductor device, comprises a semiconductor substrate; an epitaxial layer having a top side disposed on the semiconductor substrate, wherein the epitaxial layer has a source implant region, a drain implant region, a first doped region, and a second doped region, wherein the first doped region is adjacent to the source implant region and the second doped region is adjacent to the drain implant region, wherein the top side has a sloped surface over the second doped region; a gate electrode supported by the top side; a source electrode in contact with the source implant region; and a drain electrode in contact with the drain implant region.
-
公开(公告)号:US20210167206A1
公开(公告)日:2021-06-03
申请号:US17174023
申请日:2021-02-11
Applicant: Texas Instruments Incorporated
Inventor: Sunglyong Kim , Seetharaman Sridhar , Sameer Pendharkar , David LaFonteese
Abstract: An electrostatic discharge (ESD) protection structure that provides snapback protections to one or more high voltage circuit components. The ESD protection structure can be integrated along a peripheral region of a high voltage circuit, such as a high side gate driver of a driver circuit. The ESD protection structure includes a p-channel device and an n-channel device. The p-channel device includes an n-type barrier region circumscribing a p-type drain region with an n-type body region. The p-channel device may be positioned adjacent to the n-channel device and a high voltage junction diode.
-
公开(公告)号:US10936000B1
公开(公告)日:2021-03-02
申请号:US16552739
申请日:2019-08-27
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Michael Ryan Hanschke , Filippo Marino , Sunglyong Kim , Tobin Daniel Hagan , Richard Lee Valley , Bharath Balaji Kannan , Salvatore Giombanco , Seetharaman Sridhar
Abstract: In an example, a circuit includes a first power switch device coupled between a voltage input and an output terminal, the first power switch device having a control input. A voltage divider circuit includes a first resistor and a second resistor. The first resistor is coupled between the voltage input and a sense node between the first resistor and the second resistor. The second resistor has a first terminal coupled to the sense node and a second terminal. A second switch device is coupled between the second terminal of the second resistor and an electrical ground terminal. A voltage clamp is coupled between the sense node and the electrical ground terminal.
-
公开(公告)号:US10896904B2
公开(公告)日:2021-01-19
申请号:US16677044
申请日:2019-11-07
Applicant: Texas Instruments Incorporated
Inventor: Sunglyong Kim , David LaFonteese , Seetharaman Sridhar , Sameer Pendharkar
Abstract: An electrostatic discharge (ESD) protection structure that provides snapback protections to one or more high voltage circuit components. The ESD protection structure can be integrated along a peripheral region of a high voltage circuit, such as a high side gate driver of a driver circuit. The ESD protection structure includes a bipolar transistor structure interfacing with a PN junction of a high voltage device, which is configured to discharge the ESD current during an ESD event. The bipolar transistor structure has a collector region overlapping the PN junction, a base region embedded with sufficient pinch resistance to launch the snapback protection, and an emitter region for discharging the ESD current.
-
公开(公告)号:US20190198666A1
公开(公告)日:2019-06-27
申请号:US15850854
申请日:2017-12-21
Applicant: Texas Instruments Incorporated
Inventor: Sunglyong Kim , Seetharaman Sridhar , Sameer Pendharkar
IPC: H01L29/78 , H01L29/10 , H01L29/06 , H01L29/49 , H01L29/66 , H01L21/761 , H01L21/28 , H03K17/687
Abstract: A lateral junction diode device includes a substrate having at least a semiconductor surface layer. A depletion-mode LDMOS device is in the semiconductor surface layer including a source, drain, and a gate above a gate dielectric, and a channel region under the gate on the gate dielectric. A drift region is between the channel region and the drain, wherein the drain also provides a cathode for the lateral junction diode device. An embedded diode includes a second cathode and an anode that is shared with the device. The embedded diode is junction isolated by an isolation region located between the anode and the source. The anode and isolation region are directly connected to the gate and the second cathode is directly connected to the source.
-
公开(公告)号:US20180226502A1
公开(公告)日:2018-08-09
申请号:US15427489
申请日:2017-02-08
Applicant: Texas Instruments Incorporated
Inventor: Hideaki Kawahara , Christopher Boguslaw Kocon , Seetharaman Sridhar , Simon John Molloy , Satoshi Suzuki
CPC classification number: H01L29/7802 , H01L29/0615 , H01L29/0619 , H01L29/0878 , H01L29/1095 , H01L29/404 , H01L29/407 , H01L29/41766 , H01L29/66727 , H01L29/7811
Abstract: A device includes a transistor formed on a substrate. The transistor includes an n-type drain contact layer, an n-type drain layer, an oxide layer, a p-type body region, a p-type terminal region, body trenches, and terminal trenches. The n-type drain contact layer is near a bottom surface of the substrate. The n-type drain layer is positioned on the n-type drain contact layer. The oxide layer circumscribes a transistor region. The p-type body region is positioned within the transistor region. The p-type terminal region extends from under the oxide layer to an edge of the transistor region, thereby forming a contiguous junction with the p-type body region. The body trenches is within the transistor region and interleaves with the p-type body region, whereas the terminal trenches is outside the transistor region and interleaves with the p-type terminal region.
-
公开(公告)号:US09905638B1
公开(公告)日:2018-02-27
申请号:US15281865
申请日:2016-09-30
Applicant: Texas Instruments Incorporated
Inventor: Tatsuya Tominari , Satoshi Suzuki , Seetharaman Sridhar , Christopher Boguslaw Kocon , Simon John Molloy , Hideaki Kawahara
IPC: H01L29/06 , H01L21/02 , H01L21/306 , H01L29/167
CPC classification number: H01L29/0634 , H01L21/02532 , H01L21/30604 , H01L29/167
Abstract: A method of forming a semiconductor device includes etching a high aspect ratio, substantially perpendicular trench in a semiconductor region doped with a first dopant having first conductivity type and performing a first cycle for depositing silicon doped with a second dopant on an inner surface of the high aspect ratio, substantially perpendicular trench, the first cycle comprising alternately depositing silicon at a first constant pressure and etching the deposited silicon at an etching pressure that ramps up from a first value to a second value, the second dopant having a second conductivity type that is opposite from the first conductivity type.
-
公开(公告)号:US20170288052A1
公开(公告)日:2017-10-05
申请号:US15622869
申请日:2017-06-14
Applicant: Texas Instruments Incorporated
Inventor: Hideaki Kawahara , Seetharaman Sridhar , Christopher Boguslaw Kocon , Simon John Molloy , Hong Yang
Abstract: A semiconductor device contains a vertical MOS transistor having a trench gate in trenches extending through a vertical drift region to a drain region. The trenches have field plates under the gate; the field plates are adjacent to the drift region and have a plurality of segments. A dielectric liner in the trenches separating the field plates from the drift region has a thickness great than a gate dielectric layer between the gate and the body. The dielectric liner is thicker on a lower segment of the field plate, at a bottom of the trenches, than an upper segment, immediately under the gate. The trench gate may be electrically isolated from the field plates, or may be connected to the upper segment. The segments of the field plates may be electrically isolated from each other or may be connected to each other in the trenches.
-
-
-
-
-
-
-
-
-