-
公开(公告)号:US11581289B2
公开(公告)日:2023-02-14
申请号:US16935081
申请日:2020-07-21
Applicant: STMICROELECTRONICS PTE LTD
Inventor: Yong Chen , David Gani
IPC: H01L25/065 , H01L21/56 , H01L25/16 , H01L23/13 , H01L23/498 , H01L23/00
Abstract: A multi-chip package including a first integrated circuit and a second integrated circuit. The first integrated circuit includes a first side having a first conductive layer, a second side having a second conductive layer, and an edge, the first conductive layer coupled to the second conductive layer at a location adjacent to the edge. The second integrated circuit is coupled to the second conductive layer of the first integrated circuit.
-
公开(公告)号:US11581232B2
公开(公告)日:2023-02-14
申请号:US16880684
申请日:2020-05-21
Applicant: STMicroelectronics PTE LTD
Inventor: Jing-En Luan
IPC: H01L29/786 , H01L23/29 , H01L23/31 , H01L21/56 , H01L25/065 , H01L23/00 , H01L21/78
Abstract: A semiconductor device having a channel between active sections or portions of the device is disclosed. An elastic material, such as dielectric or a polymer, is deposited into the channel and cured to increase flexibility and thermal expansion properties of the semiconductor device. The elastic material reduces the thermal and mechanical mismatch between the semiconductor device and the substrate to which the semiconductor device is coupled in downstream processing to improve reliability. The semiconductor device may also include a plurality of channels formed transverse with respect to each other. Some of the channels extend all the way through the semiconductor device, while other channels extend only partially through the semiconductor device.
-
公开(公告)号:US20230030627A1
公开(公告)日:2023-02-02
申请号:US17812679
申请日:2022-07-14
Applicant: STMICROELECTRONICS PTE LTD
Inventor: Jing-En LUAN
IPC: B81B7/00 , B81C1/00 , H01S5/02255 , H01S5/02345 , H01S5/0236
Abstract: Provided is a sensor package with an integrated circuit embedded in a substrate and a sensor die on the substrate. The substrate includes a molding compound that has additives configured to respond to a laser. The integrated circuit is embedded in the molding compound. An opening is through the substrate and is aligned with the sensor die. A lid covers the sensor die and the substrate, forming a cavity. At least one trace is formed on a first surface of the substrate, on an internal sidewall of the opening and on a second surface of the substrate with a laser direct structuring process.
-
公开(公告)号:US11543378B2
公开(公告)日:2023-01-03
申请号:US16709811
申请日:2019-12-10
Applicant: STMICROELECTRONICS PTE LTD
Inventor: Olivier Le Neel , Alexandre Le Roch , Ayoub Lahlalia , Ravi Shankar
Abstract: The present disclosure is directed to a gas sensor that includes an active sensor area that is exposed to an environment for detection of elements. The gas sensor may be an air quality sensor that can be fixed in position or carried by a user. The gas sensor includes a heater formed above chamber. The gas sensor includes an active sensor layer above the heater that forms the active sensor area. The gas sensor can include a passive conductive layer, such as a hotplate that further conducts and distributes heat from the heater to the active sensor area. The heater can include a plurality of extensions. The heater can also include a first conductive layer and a second conductive layer on the first conductive layer where the second conductive layer includes a plurality of openings to increase an amount of heat and to more evenly distribute heat from the heater to the active sensor area.
-
公开(公告)号:US11527511B2
公开(公告)日:2022-12-13
申请号:US16692720
申请日:2019-11-22
Inventor: David Gani , Jean-Michel Riviere
IPC: H01L25/065 , H01L23/48 , H01L23/498 , H01L23/528
Abstract: An electronic device includes a support substrate to which a first electronic chip and a second electronic chip are mounted in a position situated on top of one another. First electrical connection elements are interposed between the first electronic chip and the support substrate. Second electrical connection elements are interposed between the second electronic chip and the support substrate and are situated at a distance from a periphery of the first electronic chip. Third electrical connection elements are interposed between the first electronic chip and the second electronic chip.
-
公开(公告)号:US11513220B2
公开(公告)日:2022-11-29
申请号:US16562189
申请日:2019-09-05
Applicant: STMICROELECTRONICS PTE LTD
Inventor: Jing-En Luan , Jerome Teysseyre
IPC: G01S17/04 , H01L25/16 , G01S7/481 , H01L31/173
Abstract: A proximity sensor includes a printed circuit board substrate, a semiconductor die, electrical connectors, a lens, a light emitting assembly, and an encapsulating layer. The semiconductor die is positioned over the printed circuit board substrate with its upper surface facing away from the printed circuit board substrate. Each of the electrical connectors is in electrical communication with a contact pad of the semiconductor die and a respective contact pad of the printed circuit board substrate. The lens is positioned over a sensor area of the semiconductor die. The light emitting assembly includes a light emitting device having a light emitting area, a lens positioned over the light emitting area, and contact pads facing the printed circuit board substrate. The encapsulating layer is positioned on the printed circuit board substrate, at least one of the electrical connectors, the semiconductor die, the lens, and the light emitting assembly.
-
247.
公开(公告)号:US20220189840A1
公开(公告)日:2022-06-16
申请号:US17518215
申请日:2021-11-03
Applicant: STMicroelectronics Pte Ltd
Inventor: Eng Hui GOH , Voon Cheng NGWAN , Fadhillawati TAHIR , Ditto ADNAN , Boon Kiat TUNG , Maurizio Gabriele CASTORINA
Abstract: An integrated circuit device includes a metal contact and a passivation layer extending on a sidewall of the metal contact and on first and second surface portions of a top surface of the metal contact. The passivation layer is format by a stack of layers including: a tetraethyl orthosilicate (TEOS) layer; a Phosphorus doped TEOS (PTEOS) layer on top of the TEOS layer; and a Silicon-rich Nitride layer on top of the PTEOS layer. The TEOS and PTEOS layers extend over the first surface portion, but not the second surface portion, of the top surface of the metal contact. The Silicon-rich Nitride layer extends over both the first and second surface portions, and is in contact with the second surface portion.
-
公开(公告)号:US20220189788A1
公开(公告)日:2022-06-16
申请号:US17513122
申请日:2021-10-28
Applicant: STMicroelectronics Pte Ltd
Inventor: Jing-En LUAN
IPC: H01L21/48 , H01L23/498 , H01L25/18 , H01L25/065 , H01L25/00 , H01S5/02315 , H01S5/02345 , H01S5/02218
Abstract: A molded carrier is formed by a unitary body made of a laser direct structuring (LDS) material and includes a blind opening with a bottom surface. The unitary body includes: a floor body portion defining a back side and the bottom surface of the blind opening and an outer peripheral wall body portion defining a sidewall surface of the blind opening. LDS activation followed by electro-plating is used to produce: a die attach pad and bonding pad at the bottom surface; land grid array (LGA) pads at the back side; and vias extending through the floor body portion to make electrical connections between the die attach pad and one LGA pad and between the bonding pad and another LGA pad. An integrated circuit chip is mounted to the die attach pad and wire bonded to the bonding pad. A wafer-scale manufacturing process is used to form the molded carrier.
-
公开(公告)号:US11231386B2
公开(公告)日:2022-01-25
申请号:US15812731
申请日:2017-11-14
Applicant: STMicroelectronics Pte Ltd
Inventor: Jerome Teysseyre , Yonggang Jin , Suman Cherian
IPC: G01N27/406 , G01N27/407 , H05K1/18
Abstract: A compact microelectronic gas sensor module includes electrical contacts formed in such a way that they do not consume real estate on an integrated circuit chip. Using such a design, the package can be miniaturized further. The gas sensor is packaged together with a custom-designed Application Specific Integrated Circuit (ASIC) that provides circuitry for processing sensor signals to identify gas species within a sample under test. In one example, the output signal strength of the sensor is enhanced by providing an additional metal surface area in the form of pillars exposed to an electrolytic gas sensing compound, while reducing the overall package size. In some examples, bottom side contacts are formed on the underside of the substrate on which the gas sensor is formed. Sensor electrodes may be electrically coupled to the ASIC directly, or indirectly by vias.
-
公开(公告)号:US20210395077A1
公开(公告)日:2021-12-23
申请号:US17344576
申请日:2021-06-10
Applicant: STMICROELECTRONICS PTE LTD
Inventor: Jing-En LUAN
Abstract: The present disclosure is directed to a package (e.g., a chip scale package, a wafer level chip scale package (WLCSP), or a package containing a sensor die) with a sensor die on a substrate (e.g., an application-specific integrated circuit die (ASIC), an integrated circuit, or some other type of die having active circuitry) and encased in a molding compound. The sensor die includes a sensing component that is aligned with a centrally located opening that extends through the substrate. The centrally located opening extends through the substrate at an inactive portion of the substrate. The centrally located opening exposes the sensing component of the sensor die to an external environment outside the package.
-
-
-
-
-
-
-
-
-