-
公开(公告)号：US4928239A
公开(公告)日：1990-05-22
申请号：US358460
申请日：1989-05-26
CPC分类号： G06F9/3824 , G06F12/0862 , G06F12/127 , G06F12/126 , G06F2212/6028
摘要： An instruction is presented to the cache; the instruction includes a cache control specifier which identifies a type of data being requested. Based on the cache control specifier, one of a plurality of replacement schemes is selected for swapping a data block out of the cache.
摘要翻译： 向缓存提供指令; 该指令包括一个高速缓存控制说明符，用于标识被请求的数据类型。 基于高速缓存控制说明符，选择多个替换方案之一用于将高速缓存中的数据块交换。
-
公开(公告)号：US06820086B1
公开(公告)日：2004-11-16
申请号：US09336046
申请日：1999-06-18
IPC分类号： G06F700
CPC分类号： G06F17/30958 , Y10S707/99931
摘要： A linked list structure in a computing system includes a first entry and additional entries. Each additional entry includes a link reference to a prior entry in the linked list. The link reference for each additional entry all are stored within a content addressable memory. Each additional entry is accessible by performing a content search using the link reference to the prior entry. The linked list is traversed by accessing the first entry in the linked list. A second entry in the linked list is accessed by searching the content addressable memory with an index of the first entry. A third entry in the linked list is accessed by searching the content addressable memory with an index of the second entry.
摘要翻译： 计算系统中的链表结构包括第一条目和附加条目。 每个附加条目包括对链接列表中先前条目的链接引用。 每个附加条目的链接引用全部存储在内容可寻址存储器中。 通过使用前一条目的链接引用执行内容搜索，可以访问每个附加条目。 通过访问链表中的第一个条目遍历链表。 通过用第一条目的索引搜索内容可寻址存储器来访问链表中的第二条目。 通过用第二条目的索引搜索内容可寻址存储器来访问链表中的第三条目。
-
33.发明授权Computer that selectively forces ordered execution of store and load operations between a CPU and a shared memory 失效选择性地强制执行CPU和共享内存之间的存储和加载操作的计算机
公开(公告)号：US6079012A
公开(公告)日：2000-06-20
申请号：US968923
申请日：1997-11-06
申请人： Dale C. Morris , Bernard L. Stumpf , Barry J. Flahive , Jeffrey D. Kurtze , Stephen G. Burger , Ruby B. L. Lee , William R. Bryg
发明人： Dale C. Morris , Bernard L. Stumpf , Barry J. Flahive , Jeffrey D. Kurtze , Stephen G. Burger , Ruby B. L. Lee , William R. Bryg
IPC分类号： G06F15/16 , G06F9/38 , G06F9/46 , G06F9/52 , G06F15/177 , G06F15/163
CPC分类号： G06F9/52 , G06F9/30087 , G06F9/3834 , G06F9/522
摘要： A computer apparatus which detects a store or load operation into or from a shared memory page by a program that does not provide for synchronization when executed by a CPU that completes instructions out of program order. After the store or load is detected, the CPU explicitly orders operations into the shared memory page. Store operations are ordered such that no new store into the shared memory page is performed until all prior store operations into the shared memory page are complete. Also, load operations are ordered such that load operations from the shared memory page are performed in program order. This ordering is achieved by maintaining a process bit and a memory attribute bit associated with a shared memory page. When both bits are true, all load or store operations referencing the shared memory page are ordered.
摘要翻译： 一种计算机装置，其通过程序执行存储或加载操作，所述程序在由程序顺序完成指令的CPU执行时不提供同步。 检测到存储或加载后，CPU会将操作明确地命令到共享内存页面中。 存储操作被排序，使得在共享存储器页面中的所有先前的存储操作完成之前，不执行在共享存储器页面中的新存储。 此外，加载操作被排序，使得来自共享存储器页面的加载操作以程序顺序执行。 该排序通过维护与共享存储器页相关联的进程位和存储器属性位来实现。 当两个位都为真时，将对所有引用共享存储器页面的加载或存储操作进行排序。
-
公开(公告)号：US5995967A
公开(公告)日：1999-11-30
申请号：US734003
申请日：1996-10-18
CPC分类号： G06F17/30958 , Y10S707/99931
摘要： A linked list structure in a computing system includes a first entry and additional entries. Each additional entry includes a link reference to a prior entry in the linked list. The link reference for each additional entry all are stored within a content addressable memory. Each additional entry is accessible by performing a content search using the link reference to the prior entry. The linked list is traversed by accessing the first entry in the linked list. A second entry in the linked list is accessed by searching the content addressable memory with an index of the first entry. A third entry in the linked list is accessed by searching the content addressable memory with an index of the second entry.
摘要翻译： 计算系统中的链表结构包括第一条目和附加条目。 每个附加条目包括对链接列表中先前条目的链接引用。 每个附加条目的链接引用全部存储在内容可寻址存储器中。 通过使用前一条目的链接引用执行内容搜索，可以访问每个附加条目。 通过访问链表中的第一个条目遍历链表。 通过用第一条目的索引搜索内容可寻址存储器来访问链表中的第二条目。 通过用第二条目的索引搜索内容可寻址存储器来访问链表中的第三条目。
-
35.发明授权
公开(公告)号：US5278985A
公开(公告)日：1994-01-11
申请号：US606711
申请日：1990-10-31
申请人： Daryl K. Odnert , Michael J. Mahon , Dale C. Morris , Jerome C. Huck , Ruby B. Lee , Stephen G. Burger , William R. Bryg , Vivek S. Pendharkar
发明人： Daryl K. Odnert , Michael J. Mahon , Dale C. Morris , Jerome C. Huck , Ruby B. Lee , Stephen G. Burger , William R. Bryg , Vivek S. Pendharkar
CPC分类号： G06F9/3865
摘要： A method for operating a digital computer in response to the occurrence of an exception is disclosed. The method provides for the examination both of the contents of a predetermined computer location and of the instruction code for the instruction causing the exception. The computer then utilizes the result of those examinations to determine the dismissibility of the exception. The computer transfers control to the next instruction after the instruction which caused the exception if that instruction is dismissible.
摘要翻译： 公开了一种响应于异常发生而操作数字计算机的方法。 该方法提供检查预定计算机位置的内容和引起异常的指令的指令代码。 然后，计算机利用这些检查的结果来确定异常的可解除性。 如果该指令被忽略，则计算机将控制转移到导致异常的指令之后的下一个指令。
-
公开(公告)号：US5060137A
公开(公告)日：1991-10-22
申请号：US229750
申请日：1988-08-03
IPC分类号： G06F12/10
CPC分类号： G06F12/1027
摘要： Explicit instructions are provided that enable software to directly control insertion of information into a translation lookaside buffer (TLB). A first pair of instructions enable information to be inserted into a data TLB and a second pair of instructions enable information to be inserted into an instruction TLB. In each of these pairs, the first instruction inserts the virtual address and the associated physical address. In response to the second instruction of each of these pairs, additional information about that physical page, such as protection information and flags, is inserted.
摘要翻译： 提供显式指令，使软件能够直接控制信息插入到翻译后备缓冲器（TLB）中。 第一对指令使得能够将信息插入到数据TLB中，并且第二对指令使得能够将信息插入到指令TLB中。 在每个这些对中，第一条指令插入虚拟地址和相关联的物理地址。 响应于这些对中的每一个的第二指令，插入关于该物理页面的附加信息，例如保护信息和标志。
-
37.发明授权Privilege level checking instruction for implementing a secure hierarchical computer system 失效用于实施安全分级计算机系统的权限级别检查指令
公开(公告)号：US4809160A
公开(公告)日：1989-02-28
申请号：US792702
申请日：1985-10-28
CPC分类号： G06F9/468 , G06F9/45537
摘要： A low overhead way for insuring that only routines of sufficient privilege can execute on a secured page of memory in an hierarchial computer system, and for raising the privilege level of a low privilege process in an orderly and secure way is presented. This is done through the execution of a single "gateway" branch instruction standing between a procedure call by a lower privileged routine, such as a user program, and an operating system itself.
摘要翻译： 提供了一种低开销方式，用于确保仅有足够权限的例程可以在分层计算机系统中的存储器的安全页面上执行，并且以有序和安全的方式提高低特权过程的特权级别。 这通过执行站在诸如用户程序的较低特权例程的过程调用与操作系统本身之间的单个“网关”分支指令来完成。
-
公开(公告)号：US4713755A
公开(公告)日：1987-12-15
申请号：US750381
申请日：1985-06-28
CPC分类号： G06F9/3812 , G06F12/0804 , G06F12/0837 , Y10S707/99934
摘要： Memory integrity is maintained in a system with a hierarchical memory using a set of explicit cache control instructions. The caches in the system have two status flags, a valid bit and a dirty bit, with each block of information stored. The operating system executes selected cache control instructions to ensure memory integrity whenever there is a possibility that integrity could be compromised.
摘要翻译： 在使用一组显式高速缓存控制指令的分层存储器的系统中维持存储器完整性。 系统中的缓存具有两个状态标志，一个有效位和一个脏位，每个信息块都被存储。 操作系统执行选定的缓存控制指令，以确保内存完整性，只要可能会危及完整性。
-
-
-
-
-
-
-
搜索结果
38 条记录 (耗时 0.037 秒)
