-
公开(公告)号:US20220091822A1
公开(公告)日:2022-03-24
申请号:US17028723
申请日:2020-09-22
Applicant: Advanced Micro Devices, Inc.
Inventor: Ravinder Reddy Rachala , Stephen Victor Kosonocky , Miguel Rodriguez
Abstract: A multiply-accumulate computation is performed using digital logic circuits. To perform the computation, a plurality of target signals are received at a respective plurality of ripple counters. The counter outputs of the respective ripple counters are scaled by setting stop count values. Counter outputs of the respective ripple counters are adjusted with respective constant values by setting counter reset values at the respective ripple counters. Each count pulses of the target signals for an adjusted period. The count values of the ripple counters are summed. The results may be used to calculate an average value for an adaptive voltage and frequency scaling process.
-
公开(公告)号:US20220091661A1
公开(公告)日:2022-03-24
申请号:US17029042
申请日:2020-09-23
Applicant: Advanced Micro Devices, Inc.
Inventor: Martin McAfee , David L. Wigton
IPC: G06F1/3296 , G06F1/28 , G06F1/3287
Abstract: A method of operating a multiphase power supply includes identifying a least efficient phase of a plurality of phases in the multiphase power supply based on a comparison of a pulse width for each phase in the plurality of phases, and decreasing an amount of power supplied to a load by the identified least efficient phase.
-
公开(公告)号:US20220091653A1
公开(公告)日:2022-03-24
申请号:US17030324
申请日:2020-09-23
Applicant: Advanced Micro Devices, Inc.
Inventor: Mahesh Subramony , David Suggs , Michael T. Clark , Matthew M. Crum
IPC: G06F1/3206 , G06F1/28 , G06F1/3287
Abstract: A method of operating a processing unit includes, in response to detecting that the processing unit is operating in a voltage limited state, calculating a set of headroom values by calculating a headroom value for each operational constraint in a set of operational constraints of the processing unit, based on the calculated set of headroom values, selecting from a set of performance features a subset of one or more performance features for enabling in the processing unit, and enabling the selected subset of performance features in the processing unit.
-
公开(公告)号:US11281280B2
公开(公告)日:2022-03-22
申请号:US16876325
申请日:2020-05-18
Applicant: Advanced Micro Devices, Inc. , ATI Technologies ULC
Inventor: Benjamin Tsien , Michael J. Tresidder , Ivan Yanfeng Wang , Kevin M. Lepak , Ann Ling , Richard M. Born , John P. Petry , Bryan P. Broussard , Eric Christopher Morton
IPC: G06F1/32 , G06F1/3206 , G06F1/3287 , G06F1/3234
Abstract: Systems, apparatuses, and methods for reducing chiplet interrupt latency are disclosed. A system includes one or more processing nodes, one or more memory devices, a communication fabric coupled to the processing unit(s) and memory device(s) via link interfaces, and a power management unit. The power management unit manages the power states of the various components and the link interfaces of the system. If the power management unit detects a request to wake up a given component, and the link interface to the given component is powered down, then the power management unit sends an out-of-band signal to wake up the given component in parallel with powering up the link interface. Also, when multiple link interfaces need to be powered up, the power management unit powers up the multiple link interfaces in an order which complies with voltage regulator load-step requirements while minimizing the latency of pending operations.
-
公开(公告)号:US11275430B2
公开(公告)日:2022-03-15
申请号:US16115420
申请日:2018-08-28
Applicant: ADVANCED MICRO DEVICES, INC.
Inventor: Greg Sadowski , Ying Chen
IPC: G06F1/32 , G06F1/3296 , G06F9/50 , G06F1/3287
Abstract: An apparatus includes a plurality of registers to store sets of state information that represent a state history of a processing unit. The apparatus also includes a power management advisor (PMA) to generate a signal based on the sets of state information, wherein the signal indicates a probability that a power state transition of the processing unit achieves a target outcome. In some cases, the signal is provided to a power management controller including hardware circuitry that initiates a power state transition of the processing unit based on the signal and inputs to the power management controller that represent a subset of the state information corresponding to a current power state of the processing unit.
-
公开(公告)号:US20220075624A1
公开(公告)日:2022-03-10
申请号:US17012833
申请日:2020-09-04
Applicant: ADVANCED MICRO DEVICES, INC.
Inventor: Ashok T. VENKATACHAR , Robert COHEN , Steven R. HAVLIR , Aparna Chandrashekhar MANDKE , Tzu-Wei LIN , Bhawna NAYAK
IPC: G06F9/38 , G06F9/30 , G06F9/48 , G06F12/1027
Abstract: Branch prediction circuitry predicts an outcome of a branch instruction. A pipeline circuitry processes instructions along a first path from a predicted branch of the branch instruction. The instructions along the first path are processed concurrently with processing instructions along a second path from an unpredicted branch of the branch instruction. Information representing the state of the second portion while processing the second path is stored in one or more buffers. The instructions are processed along the second path using the information stored in the buffers in response to a misprediction of the outcome of the branch instruction. In some cases, the branch prediction circuitry determines a confidence level for the predicted outcome and the instructions along the second path from the unpredicted branch are processed in response to the confidence level being below a threshold confidence.
-
公开(公告)号:US20220068012A1
公开(公告)日:2022-03-03
申请号:US17007935
申请日:2020-08-31
Applicant: Advanced Micro Devices, Inc.
Inventor: Matthäus G. Chajdas , Christopher J. Brennan
Abstract: Systems, apparatuses, and methods for executing a shader core instruction to invoke depth culling are disclosed. A shader core executes an instruction to invoke a culling function on a depth culling unit for one or more entities prior to completing a corresponding draw call. The shader core provides a mode and coordinates to the depth culling unit as a result of executing the instruction. The depth culling unit implements the culling function to access a live depth buffer to determine whether one or more primitives corresponding to the entities are occluded. The culling unit returns indication(s) to the shader core regarding the result(s) of processing the one or more primitives. For example, if the results indicate a primitive is occluded, the shader core cancels the draw call for the primitive.
-
公开(公告)号:US11263044B2
公开(公告)日:2022-03-01
申请号:US16692856
申请日:2019-11-22
Applicant: ADVANCED MICRO DEVICES, INC. , ATI TECHNOLOGIES ULC
Inventor: Mangesh P. Nijasure , Michael Mantor , Ashkan Hosseinzadeh Namin , Louis Regniere
Abstract: A graphics processing unit (GPU) adjusts a frequency of clock based on identifying a program thread executing at the processing unit, wherein the program thread is detected based on a workload to be executed. By adjusting the clock frequency based on the identified program thread, the processing unit adapts to different processing demands of different program threads. Further, by identifying the program thread based on workload, the processing unit adapts the clock frequency based on processing demands, thereby conserving processing resources.
-
公开(公告)号:US11262989B2
公开(公告)日:2022-03-01
申请号:US16663107
申请日:2019-10-24
Applicant: Advanced Micro Devices, Inc.
Inventor: Abhilash Bhandari , Venugopal Raghavan , Mohammad Asghar Ahmad Shahid , Anupama Rajesh Rasale
Abstract: A computing system includes a compatibility graph builder to generate a compatibility graph based on a dependency graph representing program source code, where the compatibility graph indicates compatibility relationships between operations represented in the dependency graph, a clique generator coupled with the compatibility graph builder to generate a set of candidate vector packings based on the compatibility relationships indicated in the compatibility graph, a set cover generator coupled with the clique generator to select a subset of vector packings from the set of candidate vector packings, and a vector code generator coupled with the set cover generator to generate the vector code based on the selected subset of vector packings.
-
公开(公告)号:US20220058767A1
公开(公告)日:2022-02-24
申请号:US17519992
申请日:2021-11-05
Applicant: Advanced Micro Devices, Inc.
Inventor: Hans Fernlund , Mitchell H. Singer , Manu Rastogi
Abstract: Systems, apparatuses, and methods for enabling indirect chaining of command buffers are disclosed. A system includes at least first and second processors and a memory. The first processor generates a plurality of command buffers and stores the plurality of command buffers in the memory. The first processor also generates and stores, in the memory, a table with entries specifying addresses of the plurality of command buffers and an order in which to process the command buffers. The first processor conveys an indirect buffer packet to the second processor, where the indirect buffer packet specifies a location and a size of the table in the memory. The second processor retrieves an initial entry from the table, processes a first command buffer at the address specified in the initial entry, and then returns to the table for the next entry upon completing processing of the first command buffer.
-
-
-
-
-
-
-
-
-