中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

230 records (took 0.023 seconds)

    Method of compensating for nonlinearity in a DFE-based receiver
    45.
    发明授权
    Method of compensating for nonlinearity in a DFE-based receiver 有权
    在基于DFE的接收机中补偿非线性的方法

    公开(公告)号：US08705672B2

    公开(公告)日：2014-04-22

    申请号：US13244985

    申请日：2011-09-26

    Applicant: Amaresh Malipatil ,  Mohammad Mobin ,  Pervez Aziz ,  Ye Liu

    Inventor： Amaresh Malipatil ,  Mohammad Mobin ,  Pervez Aziz ,  Ye Liu

    IPC: H04L27/08

    CPC classification number: H04L25/03019 ,  H04L2025/03681 ,  H04L2025/037

    Abstract: A receiver has an input and a decision feedback equalizer (DFE). The DFE couples to the receiver input and has at least one tap coefficient. An input signal, having a first amplitude level insufficient to cause significant non-linear distortion in the receiver, is applied to the receiver input. After the DFE adapts to the applied input signal having the first amplitude level by adjusting the at least one tap coefficient, the adaptation process is stopped. Then the at least one tap coefficient is scaled by a factor α and the amplitude of input signal is adjusted to a second amplitude level greater than the first amplitude level by the scale factor α. Although the second amplitude level might be sufficient to cause significant non-linear distortion in the receiver, the scaled tap coefficient has the correct values for proper DFE operation in the presence of the non-linear distortion.

    Abstract translation: 接收机具有输入和判决反馈均衡器（DFE）。 DFE耦合到接收器输入，并具有至少一个抽头系数。 具有不足以在接收机中引起显着的非线性失真的具有第一幅度电平的输入信号被施加到接收器输入端。 在DFE通过调整至少一个抽头系数来适应具有第一幅度电平的所施加的输入信号之后，停止适配处理。 然后，通过因子α对至少一个抽头系数进行缩放，并且将输入信号的幅度调整到大于第一幅度电平的比例因子α的第二幅度电平。 虽然第二幅度电平可能足以在接收机中引起显着的非线性失真，但是在存在非线性失真的情况下，经缩放的抽头系数具有适当的DFE操作的正确值。

    AUTOMATED TIME-TO-VALUE MEASUREMENT
    46.
    发明申请
    AUTOMATED TIME-TO-VALUE MEASUREMENT 有权
    自动时间到时间的测量

    公开(公告)号：US20130332919A1

    公开(公告)日：2013-12-12

    申请号：US13492829

    申请日：2012-06-09

    Applicant: Nnaemeka I. Emejulu ,  Andrew J. Lavery ,  Ye Liu ,  Mario A. Maldari

    Inventor： Nnaemeka I. Emejulu ,  Andrew J. Lavery ,  Ye Liu ,  Mario A. Maldari

    IPC: G06F9/445

    CPC classification number: G06F8/61 ,  G06Q10/1091

    Abstract: According to one aspect of the present disclosure, a method and technique for automated time-to-value (TTV) measurement is disclosed. The method includes: initiating an installation module of an application to install the application on a data processing system; responsive to initiating installation of the application via the installation module, monitoring, via a TTV module of the application, a time period associated with the installation of the application; and recording, by the TTV module, the time period corresponding to the installation of the application.

    Abstract translation: 根据本公开的一个方面，公开了一种用于自动时间价值（TTV）测量的方法和技术。 该方法包括：启动应用程序的安装模块以将应用程序安装在数据处理系统上; 响应于通过所述安装模块启动所述应用的安装，经由所述应用的TTV模块监视与所述应用的安装相关联的时间段; 以及由所述TTV模块记录与所述应用的安装相对应的时间段。

    Receiver training with cycle slip detection and correction
    47.
    发明授权
    Receiver training with cycle slip detection and correction 有权
    接收机训练与周期滑移检测和校正

    公开(公告)号：US08605847B2

    公开(公告)日：2013-12-10

    申请号：US13043908

    申请日：2011-03-09

    Applicant: Mohammad Mobin ,  Mark Trafford ,  Ye Liu ,  Vladimir Sindalovsky ,  Amaresh Malipatil

    Inventor： Mohammad Mobin ,  Mark Trafford ,  Ye Liu ,  Vladimir Sindalovsky ,  Amaresh Malipatil

    IPC: H04L7/00

    CPC classification number: H04L7/033 ,  H04L7/0083 ,  H04L2025/037

    Abstract: In described embodiments, a transceiver includes a clock and data recovery module (CDR) with an eye monitor and a cycle slip monitor. The cycle slip detector monitors a CDR lock condition, which might be through detection of slips in sampling and/or transition timing detection. The cycle slip detector provides a check point to sense system divergence, allowing for a mechanism to recover CDR lock. In addition, when the CDR is out-of-lock, the various parameters that are adaptively set (e.g., equalizer parameters) might be invalid during system divergence. Consequently, these parameters might be declared invalid by the system and not used.

    Abstract translation: 在所描述的实施例中，收发器包括具有眼睛监视器和周期滑移监视器的时钟和数据恢复模块（CDR）。 循环滑移检测器监测CDR锁定状态，其可以通过在采样和/或转换定时检测中检测到滑移。 循环滑移检测器提供检查点以感测系统发散，允许恢复CDR锁的机制。 另外，当CDR超出锁定时，自适应设置的各种参数（例如，均衡器参数）在系统发散期间可能是无效的。 因此，这些参数可能被系统声明为无效，未被使用。

    Optical element and light source comprising the same
    48.
    发明授权
    Optical element and light source comprising the same 有权
    光学元件和包含该光学元件的光源

    公开(公告)号：US08602621B2

    公开(公告)日：2013-12-10

    申请号：US13143608

    申请日：2010-01-05

    Applicant: Yun Li ,  Ye Liu

    Inventor： Yun Li ,  Ye Liu

    IPC: F21V7/04 ,  F21V7/00 ,  F21V3/00 ,  F21V5/00 ,  H01L33/00

    CPC classification number: G02B19/0061 ,  F21K9/232 ,  F21K9/61 ,  F21V3/04 ,  F21Y2115/10 ,  G02B19/0019 ,  G02B19/0071

    Abstract: The present invention relates to an optical element including a light guide, into which light from one or more light-emitting diodes in a light unit arranged at one end of the light guide is injected, and a reflector arranged at the other end of the light guide capable of reflecting light incident on the reflector. The light guide further includes a prismatic surface comprising a plurality of prisms, each prism being arranged at an angle to an axial direction of the light guide, for guiding the light emitted from the light unit towards the output end of the light guide. The present invention also relates to a light source including an optical element according to the present invention, the light source being arranged for retrofitting into a luminaire employing an incandescent light source.

    Abstract translation: 光学元件技术领域本发明涉及一种光学元件，该光学元件包括导光体，其中布置在光导的一端处的光单元中的一个或多个发光二极管的光注入到该光学元件中，并且布置在该光的另一端的反射器 引导件能够反射入射在反射器上的光。 光导还包括棱镜表面，其包括多个棱镜，每个棱镜以与光导的轴向成一定角度的方式布置，用于将从光单元射出的光导向光导的输出端。 本发明还涉及一种包括根据本发明的光学元件的光源，该光源被布置成用于改装为采用白炽光源的照明器。

    DECISION FEEDFORWARD EQUALIZATION
    50.
    发明申请
    DECISION FEEDFORWARD EQUALIZATION 有权
    决策权衡均等化

    公开(公告)号：US20130243066A1

    公开(公告)日：2013-09-19

    申请号：US13419009

    申请日：2012-03-13

    Applicant: Chaitanya Palusa ,  Tomasz Prokop ,  Adam B. Healey ,  Ye Liu

    Inventor： Chaitanya Palusa ,  Tomasz Prokop ,  Adam B. Healey ,  Ye Liu

    IPC: H04L27/01

    CPC classification number: H04L25/03057 ,  H04L27/02

    Abstract: In described embodiments, a Decision Feed Forward Equalizer (DFFE) comprises a hybrid architecture combining features of a Feed Forward Equalizer (FFE) and a Decision Feedback Equalizer (DFE). An exemplary DFFE offers relatively improved noise and crosstalk immunity than an FFE implementation alone, and relatively lower burst error propagation than a DFE implementation alone. The exemplary DFFE is a relatively simple implementation due few or no critical feedback paths, as compared to a DFE implementation alone. The exemplary DFFE allows for a parallel implementation of its DFE elements without an exponential increase in the hardware for higher numbers of taps. The exemplary DFFE allows for cascading, allowing for progressive improvement in BER, at relatively low implementation cost as a solution to achieve multi-tap DFE performance.

    Abstract translation: 在所描述的实施例中，决策前馈均衡器（DFFE）包括组合前馈均衡器（FFE）和判决反馈均衡器（DFE）的特征的混合架构。 一个示例性的DFFE提供了比单独的FFE实现相对改进的噪声和串扰抗扰度，并且相比于单独的DFE实现相对较低的突发错误传播。 与仅DFE实现相比，示例性DFFE是相对简单的实现，因为很少或没有关键的反馈路径。 示例性DFFE允许其DFE元件的并行实现，而对于较高数量的抽头，硬件的指数增加。 示例性DFFE允许级联，允许在相对低的实施成本下逐渐改进BER，作为实现多抽头DFE性能的解决方案。

Patent Agency Ranking