Hash functions used to track variance parameters of resistance-based memory elements
    43.
    发明授权
    Hash functions used to track variance parameters of resistance-based memory elements 有权
    哈希函数用于跟踪基于电阻的存储器元件的方差参数

    公开(公告)号:US09058870B2

    公开(公告)日:2015-06-16

    申请号:US13762979

    申请日:2013-02-08

    Abstract: Parameters indicative of resistance variance of the memory elements are tracked. The resistance variance affects values of data stored in the resistance-based memory elements. A hash function is performed for each memory element. The hash function returns a reference to one of a plurality of counter elements. A value of each counter element is modified in response to the tracked parameter data of the associated memory element. Read operations affecting the memory elements are adjusted based on the values for the associated counter elements.

    Abstract translation: 跟踪表示存储元件的电阻变化的参数。 电阻变化影响存储在基于电阻的存储元件中的数据的值。 对每个存储元件执行散列函数。 散列函数返回对多个计数元素之一的引用。 响应于相关联的存储器元件的跟踪参数数据修改每个计数器元件的值。 基于相关计数器元件的值来调整影响存储元件的读取操作。

    CROSS-POINT RESISTIVE-BASED MEMORY ARCHITECTURE
    44.
    发明申请
    CROSS-POINT RESISTIVE-BASED MEMORY ARCHITECTURE 有权
    基于电阻的基于电阻的存储器架构

    公开(公告)号:US20140244946A1

    公开(公告)日:2014-08-28

    申请号:US13777137

    申请日:2013-02-26

    CPC classification number: G06F12/00 G06F12/0238

    Abstract: A plurality of addressable memory tiles each comprise one or more cross-point arrays. Each array comprises a plurality of non-volatile resistance-change memory cells. A controller is configured to couple to the array and to a host system. The controller is configured to perform receiving, from the host system, one or more data objects each having a size equal to a predetermined logical block size, and storing the one or more data objects in a corresponding integer number of one or more of the memory tiles.

    Abstract translation: 多个可寻址存储器块各自包括一个或多个交叉点阵列。 每个阵列包括多个非易失性电阻变化存储单元。 控制器被配置为耦合到阵列和主机系统。 控制器被配置为执行从主机系统接收每个具有等于预定逻辑块大小的大小的一个或多个数据对象,并且将一个或多个数据对象存储在相应整数个存储器中的一个或多个存储器中 瓷砖。

    Fast Power Loss Recovery By Swapping Boot and Recovery Data Sets in a Memory
    45.
    发明申请
    Fast Power Loss Recovery By Swapping Boot and Recovery Data Sets in a Memory 审中-公开
    通过交换内存中的引导和恢复数据集快速断电恢复

    公开(公告)号:US20140241071A1

    公开(公告)日:2014-08-28

    申请号:US13777844

    申请日:2013-02-26

    CPC classification number: G11C7/20

    Abstract: Method and apparatus for managing data in a memory. In accordance with some embodiments, a recovery data set representing a current state of a storage device is stored in a rewritable non-volatile memory responsive to detection of a potentially imminent deactivation of the device. The recovery data set is swapped with a boot data set in said memory responsive to subsequent deactivation of the device. The boot data set is subsequently used to transition the device from a deactivated mode to an operationally ready mode during device reinitialization. The boot data set is thereafter swapped with the recovery data set to return the device to the current state.

    Abstract translation: 用于管理存储器中的数据的方法和装置。 根据一些实施例,响应于检测到设备的潜在即将停用而将表示存储设备的当前状态的恢复数据集存储在可重写非易失性存储器中。 所述恢复数据集与所述存储器中的引导数据集交换,以响应于所述设备的随后的去激活。 引导数据集随后用于在设备重新初始化期间将设备从停用模式转换到操作就绪模式。 此后,引导数据集与恢复数据集交换,以使设备返回到当前状态。

    Mitigation of solid state memory read failures

    公开(公告)号:US11175980B2

    公开(公告)日:2021-11-16

    申请号:US16729206

    申请日:2019-12-27

    Abstract: Read error mitigation in solid-state memory devices. A solid-state drive (SSD) includes a read error mitigation module that monitors one or more memory regions. In response to detecting uncorrectable read errors, memory regions of the memory device may be identified and preemptively retired. Example approaches include identifying a memory region as being suspect such that upon repeated read failures within the memory region, the memory region is retired. Moreover, memory regions may be compared to peer memory regions to determine when to retire a memory region. The read error mitigation module may trigger a test procedure on a memory region to detect the susceptibility of a memory region to read error failures. By detecting read error failures and retirement of a memory region, data loss and/or data recovery processes may be limited to improve drive performance and reliability.

    EXTENDING THE LIFE OF A SOLID STATE DRIVE BY USING MLC FLASH BLOCKS IN SLC MODE

    公开(公告)号:US20210064249A1

    公开(公告)日:2021-03-04

    申请号:US16560858

    申请日:2019-09-04

    Abstract: Technologies are described herein for or extending the lifespan of a solid-state drive by using worn-out MLC flash blocks in SLC mode to extend their useful life. Upon identifying a first storage location in the storage media of an SSD as a candidate for defecting, the first storage location is switched from a first programming mode to a second programming mode, where the second programming mode results in a lower storage density of storage locations than the first programming mode. In conjunction with switching the first storage location to the first programming mode, a second storage location in the storage media is switched from the second programming mode to the first programming mode to ensure that the total capacity of the storage media remains at or above the rated capacity.

Patent Agency Ranking