利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

96 条记录 (耗时 0.025 秒)

    Current mode driver with variable equalization
    62.
    发明授权
    Current mode driver with variable equalization 失效

    公开(公告)号：US06507225B2

    公开(公告)日：2003-01-14

    申请号：US09835600

    申请日：2001-04-16

    申请人： Aaron K. Martin ,  Stephen R. Mooney

    发明人： Aaron K. Martin ,  Stephen R. Mooney

    IPC分类号： H03K300

    CPC分类号： H03K19/018564 ,  H03K19/01721 ,  H04L25/0266 ,  H04L25/03878

    摘要： A simultaneous bidirectional data port circuit includes a current mode output driver for driving an output node and a current mode return driver for driving a differential receiver. The current mode return driver is scalable to reduce current requirements. Each driver is divided into driver segments. Some driver segments are driven by outbound data, and other driver segments are driven by pre-equalization data. Variable pre-equalization is provided by a pre-driver that selects the number of driver segments to be driven with pre-equalization data and the number of driver segments to be driven by outbound data.

    Voltage to current converter
    63.
    发明授权
    Voltage to current converter 有权
    电压到电流转换器

    公开(公告)号：US06420912B1

    公开(公告)日：2002-07-16

    申请号：US09735858

    申请日：2000-12-13

    申请人： Michael Pang-Cheng Hsu ,  Rajendran Nair ,  Stephen R. Mooney

    发明人： Michael Pang-Cheng Hsu ,  Rajendran Nair ,  Stephen R. Mooney

    IPC分类号： H02M1100

    CPC分类号： H03F3/45219 ,  H03D13/003 ,  H03F3/45183 ,  H03F2203/45318 ,  H03F2203/45394 ,  H03F2203/45674 ,  H03L7/091

    摘要： A voltage-to-current circuit utilizes an NMOS-input voltage-to-current (V-I) converter and a PMOS-input V-I converter, with both driving a common gate output stage. Each of the V-I converters includes a transconductance amplifier and a current mirror. The common gate output stage includes two series connected complementary pairs of transistors. One complementary pair drives the output, and the other complementary pair biases the first. The V-I circuit can be utilized as part of a phase detector, which is in turn can be utilized as part of a phase lock loop or a delay lock loop.

    摘要翻译： 电压 - 电流电路使用NMOS输入电压 - 电流（V-I）转换器和PMOS输入V-I转换器，同时驱动公共栅极输出级。 每个V-I转换器包括跨导放大器和电流镜。 公共栅极输出级包括两个串联的互补晶体管对。 一对互补对驱动输出，另一个互补对偏置第一个。 V-I电路可以用作相位检测器的一部分，相位检测器又可以用作锁相环或延迟锁定环路的一部分。

    Differential delay cell with common delay control and power supply
    64.
    发明授权
    Differential delay cell with common delay control and power supply 失效
    具有通用延迟控制和电源的差分延迟单元

    公开(公告)号：US06351191B1

    公开(公告)日：2002-02-26

    申请号：US09584565

    申请日：2000-05-31

    申请人： Rajendran Nair ,  Stephen R. Mooney

    发明人： Rajendran Nair ,  Stephen R. Mooney

    IPC分类号： H03B524

    CPC分类号： H03B5/24 ,  H03K3/011 ,  H03K3/0231 ,  H03K5/133 ,  H03K2005/00032 ,  H03K2005/00208 ,  H03L7/0995

    摘要： A differential delay cell includes load transistors and a current source transistor biased linearly. The delay control input of the differential delay cell is also the power supply input such that when the power supply voltage changes, the delay in the differential delay cell changes. The resistance presented by the load transistors changes as a function of the power supply voltage, as does the current sourced by the variable current source. The combination of changing resistance and changing current as the power supply voltage changes results in a substantially constant output voltage swing. A ring of differential delay cells is included in a voltage controlled oscillator, which is in turn included in a phase lock loop. The phase lock loop has a wide loop bandwidth and the voltage controlled oscillator has a good power supply rejection ratio.

    摘要翻译： 差分延迟单元包括负载晶体管和线性偏置的电流源晶体管。 差分延迟单元的延迟控制输入也是电源输入，使得当电源电压变化时，差分延迟单元中的延迟变化。 由负载晶体管提供的电阻随着电源电压的变化而变化，与可变电流源的电流一样。 随着电源电压变化，电阻变化和电流变化的组合导致基本恒定的输出电压摆幅。 差分延迟单元的环包括在压控振荡器中，其又包括在锁相环中。 锁相环具有宽环路带宽，压控振荡器具有良好的电源抑制比。

    On-chip observability buffer to observer bus traffic
    65.
    发明授权
    On-chip observability buffer to observer bus traffic 失效
    观察员总线流量的片上可观察性缓冲区

    公开(公告)号：US07171510B2

    公开(公告)日：2007-01-30

    申请号：US09752880

    申请日：2000-12-28

    申请人： Matthew B. Haycock ,  Shekhar Y. Borkar ,  Stephen R. Mooney ,  Aaron K. Martin ,  Joseph T. Kennedy

    发明人： Matthew B. Haycock ,  Shekhar Y. Borkar ,  Stephen R. Mooney ,  Aaron K. Martin ,  Joseph T. Kennedy

    IPC分类号： G06F13/36 ,  G06F13/14 ,  G06F11/00 ,  G01R31/00 ,  G01R31/14

    CPC分类号： G06F11/221

    摘要： The invention provides, in an embodiment, an apparatus, method and means for unintrusively observing, echoing and reading signals transmitted by one of a bus and wireless communication, without disturbing electrical properties of the bus, without adding bus latency, and without adding signal discontinuities. In an aspect, a buffer having a trigger is coupled with a component that connects to a memory bus, the buffer echoes signals to an observability port, and a diagnostic device reads the echoed signals. In an aspect, the bus is one of a simultaneous bi-directional (SBD) bus having ternary logic levels, a single ended bus, a differential bus, an optically coupled bus, a chipset bus, a frontside bus, an input/output (I/O) bus, a peripheral component interface (PCI) bus, and an industry standard architecture (ISA) bus. In an aspect, the buffer echoes bus signals having frequencies between 500 MHz. and 5 GHz. In an aspect, the buffer echoes bus signals having frequencies of at least 5 GHz.

    摘要翻译： 本发明在一个实施例中提供了一种用于非干涉地观察，回送和读取由总线和无线通信之一发送的信号而不干扰总线的电气特性而不增加总线等待时间并且不增加信号不连续性的装置，方法和装置 。 在一方面，具有触发器的缓冲器与连接到存储器总线的部件耦合，缓冲器将信号回送到可观测端口，并且诊断装置读取回送信号。 一方面，总线是具有三元逻辑电平的同时双向（SBD）总线之一，单端总线，差分总线，光耦合总线，芯片组总线，前端总线，输入/输出（ I / O）总线，外设组件接口（PCI）总线和工业标准架构（ISA）总线。 在一个方面，缓冲器回波频率在500MHz之间的总线信号。 和5 GHz。 在一方面，缓冲器响应具有至少5GHz频率的总线信号。

    Transition reduction encoder using current and last bit sets
    66.
    发明授权
    Transition reduction encoder using current and last bit sets 失效
    使用当前位和最后位的转换减速编码器

    公开(公告)号：US06538584B2

    公开(公告)日：2003-03-25

    申请号：US09752883

    申请日：2000-12-28

    申请人： Shekhar Y. Borkar ,  Matthew B. Haycock ,  Stephen R. Mooney ,  Aaron K. Martin ,  Joseph T. Kennedy

    发明人： Shekhar Y. Borkar ,  Matthew B. Haycock ,  Stephen R. Mooney ,  Aaron K. Martin ,  Joseph T. Kennedy

    IPC分类号： H03M700

    CPC分类号： G11C7/10

    摘要： In some embodiments, the invention involves a circuit including a first set of conductors to carry a current bit set and last bit set circuitry to hold and provide a last bit set. The circuit also includes drivers coupled to interconnect conductors to provide signals from the drivers to the interconnect conductors and an encoder to receive the last bit set and the current bit set and determine whether to provide the current bit set or an encoded version of the current bit set to the drivers.

    摘要翻译： 在一些实施例中，本发明涉及包括第一组导体的电路，以承载当前位组和最后位组电路以保持并提供最后位组。 电路还包括耦合到互连导体的驱动器以提供从驱动器到互连导体的信号，以及用于接收最后位组和当前位组的编码器，并确定是提供当前位组还是当前位的编码版本 设置为司机。

    Voltage mode bidirectional port with data channel used for synchronization
    67.
    发明授权
    Voltage mode bidirectional port with data channel used for synchronization 失效
    电压模式双向端口，数据通道用于同步

    公开(公告)号：US06529037B1

    公开(公告)日：2003-03-04

    申请号：US09951909

    申请日：2001-09-13

    申请人： Matthew B. Haycock ,  Stephen R. Mooney ,  Aaron K. Martin

    发明人： Matthew B. Haycock ,  Stephen R. Mooney ,  Aaron K. Martin

    IPC分类号： H03K19003

    CPC分类号： H04L25/0276 ,  H04L25/028 ,  H04L25/0292

    摘要： A simultaneous bidirectional port coupled to a bus combines a synchronization circuit and a data transceiver circuit. The combination data and synchronization transceiver circuit synchronizes the port with another simultaneous data port coupled to the same bus. The combination data and synchronization transceiver circuit includes a driver with a variable output impedance. Prior to synchronization, the driver has an imbalanced output impedance, and after synchronization, the driver has a substantially balanced output impedance.

    摘要翻译： 耦合到总线的同时双向端口组合同步电路和数据收发器电路。 组合数据和同步收发器电路将端口与耦合到同一总线的另一个同时的数据端口同步。 组合数据和同步收发器电路包括具有可变输出阻抗的驱动器。 在同步之前，驱动器具有不平衡的输出阻抗，并且在同步之后，驱动器具有基本平衡的输出阻抗。

    Differential cascode current mode driver
    68.
    发明授权
    Differential cascode current mode driver 有权

    公开(公告)号：US06522174B2

    公开(公告)日：2003-02-18

    申请号：US09835892

    申请日：2001-04-16

    申请人： Aaron K. Martin ,  Stephen R. Mooney

    发明人： Aaron K. Martin ,  Stephen R. Mooney

    IPC分类号： H03K19094

    CPC分类号： H04L25/0282 ,  H03K19/01721 ,  H03K19/018528 ,  H04L25/0272 ,  H04L25/0294

    摘要： A current mode driver includes a tail current device, a differential pair of input transistors, cascode output transistors, and pre-charge circuits to charge cascode nodes between the differential pair of input transistors and the cascode output transistors. The current mode driver is driven by CMOS drivers that alternately turn the input transistors on and off. A wide-swing bias circuit provides bias voltages for the current mode driver. This bias voltage for the tail current device is closely matched to provide current matching between the bias circuit and the current mode driver.

    Rail-to-rail input clocked amplifier
    70.
    发明授权
    Rail-to-rail input clocked amplifier 失效
    轨至轨输入时钟放大器

    公开(公告)号：US06441649B1

    公开(公告)日：2002-08-27

    申请号：US09752647

    申请日：2000-12-29

    申请人： Aaron K. Martin ,  Stephen R. Mooney ,  Joseph T. Kennedy ,  Matthew B. Haycock ,  Shekhar Y. Borkar

    发明人： Aaron K. Martin ,  Stephen R. Mooney ,  Joseph T. Kennedy ,  Matthew B. Haycock ,  Shekhar Y. Borkar

    IPC分类号： G01R1900

    CPC分类号： H03K3/356191 ,  H03K3/35613

    摘要： The invention provides an apparatus, method and means for capturing data. In an aspect, a differential and complementary input folded-cascode clocked amplifier is provided. In an aspect, the invention provides rail-to-rail input common-mode voltage range. In an aspect, the invention provides a setup/hold time window that is smaller than the setup/hold time window of a conventional clocked amplifier and a conventional input amplifier with a separate amplifier and latch. In an aspect, the invention provides high common-mode rejection as compared with conventional clocked sense amplifiers.

    摘要翻译： 本发明提供了一种用于捕获数据的装置，方法和装置。 在一方面，提供差分和互补输入折叠共源共栅时钟放大器。 在一方面，本发明提供轨至轨输入共模电压范围。 在一方面，本发明提供了一种建立/保持时间窗口，其小于常规时钟放大器和具有单独放大器和锁存器的常规输入放大器的建立/保持时间窗口。 在一方面，与传统的时钟感测放大器相比，本发明提供了高共模抑制。