公开(公告)号：US09012321B1

公开(公告)日：2015-04-21

申请号：US14283666

申请日：2014-05-21

申请人： Dae-ik Kim ,  Hyoung-sub Kim ,  Yoo-sang Hwang ,  Nak-jin Son ,  Ji-young Kim

发明人： Dae-ik Kim ,  Hyoung-sub Kim ,  Yoo-sang Hwang ,  Nak-jin Son ,  Ji-young Kim

IPC分类号： H01L21/00 ,  H01L21/762 ,  H01L21/768

CPC分类号： H01L21/76224 ,  H01L21/743 ,  H01L27/10823 ,  H01L27/10876 ,  H01L27/10885 ,  H01L27/10891

摘要： Provided is a method of manufacturing a semiconductor device. The method includes forming a sacrificial film as part of a process of forming a semiconductor device. The sacrificial film has a relatively high etch selectivity with respect to other materials of the semiconductor device so as to reduce loss of etching masks and improve the quality of a components (e.g., buried contacts) of the semiconductor device.

摘要翻译： 提供一种制造半导体器件的方法。 该方法包括形成牺牲膜作为形成半导体器件的工艺的一部分。 牺牲膜相对于半导体器件的其它材料具有相对高的蚀刻选择性，以便减少蚀刻掩模的损耗并提高半导体器件的部件（例如，埋入触点）的质量。

公开(公告)号：US07259069B2

公开(公告)日：2007-08-21

申请号：US11229202

申请日：2005-09-15

申请人： Nak-Jin Son ,  Ji-Young Kim

发明人： Nak-Jin Son ,  Ji-Young Kim

IPC分类号： H01L21/336 ,  H01L21/8238 ,  H01L21/331

CPC分类号： H01L29/66651 ,  H01L27/10873 ,  H01L29/1041 ,  H01L29/1045 ,  H01L29/105 ,  H01L29/1083 ,  H01L29/66537 ,  H01L29/66553 ,  H01L29/78

摘要： A semiconductor device and a method of manufacturing the same is disclosed. A trench is formed in an active region of a semiconductor substrate. A doped layer is formed on the inner walls of the trench. The trench is filled up with a first semiconductor layer. A gate insulating layer is formed on the first semiconductor layer and the substrate. Two gate electrodes are formed on the gate insulating layer such that the trench is located in between two gate electrodes. First and second impurity regions are formed in the substrate on both sides of each of the gate electrodes. Since the doped layer is locally formed in the trench area, the source and drain regions are completely separated from the heavily doped layer to weaken the electric field of PN junction, thereby improving refresh and preventing punchthrough between the source and drain.

公开(公告)号：US07221023B2

公开(公告)日：2007-05-22

申请号：US11067410

申请日：2005-02-25

申请人： Hyeoung-Won Seo ,  Nak-Jin Son ,  Du-Heon Song ,  Jun Seo

发明人： Hyeoung-Won Seo ,  Nak-Jin Son ,  Du-Heon Song ,  Jun Seo

IPC分类号： H01L27/01 ,  H01L27/12 ,  H01L31/0392

CPC分类号： H01L29/66636 ,  H01L29/78 ,  Y10S438/942

摘要： According to some embodiments of the invention, a method includes preparing a semiconductor substrate having an active region, doping channel ions in the active region, forming a planarized selective epitaxial growth (SEG) layer in a predetermined region of the active region doped with the channel ions, sequentially forming a gate insulating layer, a gate conductive layer and a gate hard mask layer on the semiconductor substrate having the planarized SEG layer, forming a gate pattern crossing the active region by sequentially patterning the gate hard mask layer and the gate conductive layer, the planarized SEG layer being located at one side of the gate pattern, and forming source/drain regions by implanting impurity ions using the gate pattern as an ion implantation mask. Accordingly, there is provided an asymmetric source/drain transistor capable of preventing a leakage current by diffusing the channel ions into the SEG layer.

摘要翻译： 根据本发明的一些实施例，一种方法包括制备具有有源区的半导体衬底，在有源区中掺杂沟道离子，在掺杂有沟道的有源区的预定区域中形成平面化选择性外延生长（SEG）层 离子，在具有平坦化SEG层的半导体衬底上依次形成栅极绝缘层，栅极导电层和栅极硬掩模层，通过顺序构图栅极硬掩模层和栅极导电层形成与有源区交叉的栅极图案 ，平面化SEG层位于栅极图案的一侧，并且通过使用栅极图案作为离子注入掩模注入杂质离子来形成源极/漏极区域。 因此，提供了一种不对称源/漏晶体管，其能够通过将沟道离子扩散到SEG层中来防止漏电流。

公开(公告)号：US20060008994A1

公开(公告)日：2006-01-12

申请号：US11229202

申请日：2005-09-15

申请人： Nak-Jin Son ,  Ji-Young Kim

发明人： Nak-Jin Son ,  Ji-Young Kim

IPC分类号： H01L21/336

CPC分类号： H01L29/66651 ,  H01L27/10873 ,  H01L29/1041 ,  H01L29/1045 ,  H01L29/105 ,  H01L29/1083 ,  H01L29/66537 ,  H01L29/66553 ,  H01L29/78

摘要： A semiconductor device and a method of manufacturing the same is disclosed. A trench is formed in an active region of a semiconductor substrate. A doped layer is formed on the inner walls of the trench. The trench is filled up with a first semiconductor layer. A gate insulating layer is formed on the first semiconductor layer and the substrate. Two gate electrodes are formed on the gate insulating layer such that the trench is located in between two gate electrodes. First and second impurity regions are formed in the substrate on both sides of each of the gate electrodes. Since the doped layer is locally formed in the trench area, the source and drain regions are completely separated from the heavily doped layer to weaken the electric field of PN junction, thereby improving refresh and preventing punchthrough between the source and drain.

摘要翻译： 公开了一种半导体器件及其制造方法。 在半导体衬底的有源区中形成沟槽。 掺杂层形成在沟槽的内壁上。 沟槽填充有第一半导体层。 在第一半导体层和基板上形成栅极绝缘层。 在栅极绝缘层上形成两个栅电极，使得沟槽位于两个栅电极之间。 在每个栅电极的两侧的基板中形成第一和第二杂质区。 由于掺杂层局部地形成在沟槽区域中，源极和漏极区域与重掺杂层完全分离，以削弱PN结的电场，从而改善了源极和漏极之间的刷新并防止穿透。

公开(公告)号：US20150099344A1

公开(公告)日：2015-04-09

申请号：US14283666

申请日：2014-05-21

申请人： Dae-ik KIM ,  Hyoung-sub KIM ,  Yoo-sang HWANG ,  Nak-jin SON ,  Ji-young KIM

发明人： Dae-ik KIM ,  Hyoung-sub KIM ,  Yoo-sang HWANG ,  Nak-jin SON ,  Ji-young KIM

IPC分类号： H01L21/762 ,  H01L21/768

CPC分类号： H01L21/76224 ,  H01L21/743 ,  H01L27/10823 ,  H01L27/10876 ,  H01L27/10885 ,  H01L27/10891

摘要： Provided is a method of manufacturing a semiconductor device. The method includes forming a sacrificial film as part of a process of forming a semiconductor device. The sacrificial film has a relatively high etch selectivity with respect to other materials of the semiconductor device so as to reduce loss of etching masks and improve the quality of a components (e.g., buried contacts) of the semiconductor device.

摘要翻译： 提供一种制造半导体器件的方法。 该方法包括形成牺牲膜作为形成半导体器件的工艺的一部分。 牺牲膜相对于半导体器件的其它材料具有相对高的蚀刻选择性，以便减少蚀刻掩模的损耗并提高半导体器件的部件（例如，埋入触点）的质量。

公开(公告)号：US07524733B2

公开(公告)日：2009-04-28

申请号：US11735919

申请日：2007-04-16

申请人： Hyeoung-Won Seo ,  Nak-Jin Son ,  Du-Heon Song ,  Jun Seo

发明人： Hyeoung-Won Seo ,  Nak-Jin Son ,  Du-Heon Song ,  Jun Seo

IPC分类号： H01L21/76

CPC分类号： H01L29/66636 ,  H01L29/78 ,  Y10S438/942

摘要： According to some embodiments of the invention, a method includes preparing a semiconductor substrate having an active region, doping channel ions in the active region, forming a planarized selective epitaxial growth (SEG) layer in a predetermined region of the active region doped with the channel ions, sequentially forming a gate insulating layer, a gate conductive layer and a gate hard mask layer on the semiconductor substrate having the planarized SEG layer, forming a gate pattern crossing the active region by sequentially patterning the gate hard mask layer and the gate conductive layer, the planarized SEG layer being located at one side of the gate pattern, and forming source/drain regions by implanting impurity ions using the gate pattern as an ion implantation mask. Accordingly, there is provided an asymmetric source/drain transistor capable of preventing a leakage current by diffusing the channel ions into the SEG layer.

摘要翻译： 根据本发明的一些实施例，一种方法包括制备具有有源区的半导体衬底，在有源区中掺杂沟道离子，在掺杂有沟道的有源区的预定区域中形成平面化选择性外延生长（SEG）层 离子，在具有平坦化SEG层的半导体衬底上依次形成栅极绝缘层，栅极导电层和栅极硬掩模层，通过顺序构图栅极硬掩模层和栅极导电层形成与有源区交叉的栅极图案 ，平面化SEG层位于栅极图案的一侧，并且通过使用栅极图案作为离子注入掩模注入杂质离子来形成源极/漏极区域。 因此，提供了一种不对称源/漏晶体管，其能够通过将沟道离子扩散到SEG层中来防止漏电流。

公开(公告)号：US07223649B2

公开(公告)日：2007-05-29

申请号：US10922055

申请日：2004-08-18

申请人： Yong-Chul Oh ,  Wook-Je Kim ,  Nak-Jin Son ,  Se-Myeong Jang ,  Gyo-Young Jin

发明人： Yong-Chul Oh ,  Wook-Je Kim ,  Nak-Jin Son ,  Se-Myeong Jang ,  Gyo-Young Jin

IPC分类号： H01L21/336 ,  H01L21/8238 ,  H01L21/8242

CPC分类号： H01L21/823878 ,  H01L21/28185 ,  H01L21/28202 ,  H01L21/823807 ,  H01L21/823842 ,  H01L21/823857 ,  H01L27/10873 ,  H01L27/10894 ,  H01L29/513 ,  H01L29/518

摘要： Embodiments prevent or substantially reduce diffusion of a P-type impurity into a channel region in a PMOS transistor having a dual gate. Some embodiments include forming a device isolation film on a semiconductor substrate, forming a channel impurity region in an active region of the semiconductor substrate, and forming a gate insulation layer including a silicon oxide layer and a silicon oxide nitride layer on the semiconductor substrate. Also, the embodiments can include forming a polysilicon layer containing an N-type impurity on the gate insulation layer, and forming a gate electrode by selectively ion-implanting a P-type impurity into the polysilicon layer formed in a PMOS transistor region of the circuit region. The embodiments further include forming a conductive metal layer and a gate upper insulation layer on the gate electrode, and forming a gate stack in a gate region.

摘要翻译： 实施例防止或基本上减少P型杂质扩散到具有双栅极的PMOS晶体管中的沟道区域中。 一些实施例包括在半导体衬底上形成器件隔离膜，在半导体衬底的有源区中形成沟道杂质区，并在半导体衬底上形成包括氧化硅层和氧化硅氮化物层的栅极绝缘层。 此外，实施例可以包括在栅极绝缘层上形成含有N型杂质的多晶硅层，并且通过选择性地将P型杂质离子注入形成在电路的PMOS晶体管区域中的多晶硅层中来形成栅电极 地区。 实施例还包括在栅电极上形成导电金属层和栅极上绝缘层，以及在栅极区域中形成栅叠层。

公开(公告)号：US09123550B2

公开(公告)日：2015-09-01

申请号：US14020252

申请日：2013-09-06

申请人： Nak-jin Son

发明人： Nak-jin Son

IPC分类号： H01L21/70 ,  H01L29/06 ,  H01L21/764 ,  H01L27/108 ,  H01L21/768

CPC分类号： H01L29/0649 ,  H01L21/764 ,  H01L21/7682 ,  H01L27/10855 ,  H01L27/10885

摘要： A semiconductor device includes a substrate, a conductive pattern (e.g., a contact plug) on an active region of the substrate and having respective first and second sidewalls on opposite first and second sides of the conductive pattern, and first and second conductive lines (e.g., bit lines) on the substrate on respective ones of the first and second sides of conductive pattern and separated from the respective first and second sidewalls by asymmetric first and second air spaces.

摘要翻译： 半导体器件包括衬底，在衬底的有源区上的导电图案（例如，接触插塞），并且在导电图案的相对的第一和第二侧上具有相应的第一和第二侧壁，以及第一和第二导电线（例如， ，位线）在导电图案的第一和第二侧的相应的基板上，并且通过不对称的第一和第二空气空间与相应的第一和第二侧壁分离。

公开(公告)号：US20070190734A1

公开(公告)日：2007-08-16

申请号：US11735919

申请日：2007-04-16

申请人： Hyeoung-Won SEO ,  Nak-Jin SON ,  Du-Heon SONG ,  Jun SEO

发明人： Hyeoung-Won SEO ,  Nak-Jin SON ,  Du-Heon SONG ,  Jun SEO

IPC分类号： H01L21/336

CPC分类号： H01L29/66636 ,  H01L29/78 ,  Y10S438/942

摘要： According to some embodiments of the invention, a method includes preparing a semiconductor substrate having an active region, doping channel ions in the active region, forming a planarized selective epitaxial growth (SEG) layer in a predetermined region of the active region doped with the channel ions, sequentially forming a gate insulating layer, a gate conductive layer and a gate hard mask layer on the semiconductor substrate having the planarized SEG layer, forming a gate pattern crossing the active region by sequentially patterning the gate hard mask layer and the gate conductive layer, the planarized SEG layer being located at one side of the gate pattern, and forming source/drain regions by implanting impurity ions using the gate pattern as an ion implantation mask. Accordingly, there is provided an asymmetric source/drain transistor capable of preventing a leakage current by diffusing the channel ions into the SEG layer.

摘要翻译： 根据本发明的一些实施例，一种方法包括制备具有有源区的半导体衬底，在有源区中掺杂沟道离子，在掺杂有沟道的有源区的预定区域中形成平面化选择性外延生长（SEG）层 离子，在具有平坦化SEG层的半导体衬底上依次形成栅极绝缘层，栅极导电层和栅极硬掩模层，通过顺序构图栅极硬掩模层和栅极导电层形成与有源区交叉的栅极图案 ，平面化SEG层位于栅极图案的一侧，并且通过使用栅极图案作为离子注入掩模注入杂质离子来形成源极/漏极区域。 因此，提供了一种不对称源/漏晶体管，其能够通过将沟道离子扩散到SEG层中来防止漏电流。

公开(公告)号：US20070087500A1

公开(公告)日：2007-04-19

申请号：US11565127

申请日：2006-11-30

申请人： Nak-Jin SON ,  Ji-Young KIM

发明人： Nak-Jin SON ,  Ji-Young KIM

IPC分类号： H01L21/8242

CPC分类号： H01L29/66651 ,  H01L27/10873 ,  H01L29/1041 ,  H01L29/1045 ,  H01L29/105 ,  H01L29/1083 ,  H01L29/66537 ,  H01L29/66553 ,  H01L29/78

摘要： A semiconductor device and a method of manufacturing the same is disclosed. A trench is formed in an active region of a semiconductor substrate. A doped layer is formed on the inner walls of the trench. The trench is filled up with a first semiconductor layer. A gate insulating layer is formed on the first semiconductor layer and the substrate. Two gate electrodes are formed on the gate insulating layer such that the trench is located in between two gate electrodes. First and second impurity regions are formed in the substrate on both sides of each of the gate electrodes. Since the doped layer is locally formed in the trench area, the source and drain regions are completely separated from the heavily doped layer to weaken the electric field of PN junction, thereby improving refresh and preventing punchthrough between the source and drain.

摘要翻译： 公开了一种半导体器件及其制造方法。 在半导体衬底的有源区中形成沟槽。 掺杂层形成在沟槽的内壁上。 沟槽填充有第一半导体层。 在第一半导体层和基板上形成栅极绝缘层。 在栅极绝缘层上形成两个栅电极，使得沟槽位于两个栅电极之间。 在每个栅电极的两侧的基板中形成第一和第二杂质区。 由于掺杂层局部地形成在沟槽区域中，源极和漏极区域与重掺杂层完全分离，以削弱PN结的电场，从而改善了源极和漏极之间的刷新并防止穿透。