-
公开(公告)号：US20190213776A1
公开(公告)日：2019-07-11
申请号：US15864833
申请日：2018-01-08
Applicant: Apple Inc.
Inventor： Kutty Banerjee , Rohan Sanjeev Patil , Pratik Chandresh Shah , Gokhan Avkarogullari , Tatsuya Iwamoto
Abstract: One disclosed embodiment includes a method of scheduling graphics commands for processing. A plurality of micro-commands is generated based on one or more graphics commands obtained from a central processing unit. The dependency between the one or more graphics commands is then determined and an execution graph is generated based on the determined dependency. Each micro-command in the execution graph is connected by an edge to the other micro-commands that it depends on. A wait count is defined for each micro-command of the execution graph, where the wait count indicates the number of micro-commands that the each particular micro-command depends on. One or more micro-commands with a wait count of zero are transmitted to a ready queue for processing.
-
公开(公告)号：US20190108037A1
公开(公告)日：2019-04-11
申请号：US15961086
申请日：2018-04-24
Applicant: Apple Inc.
Inventor： Rohan Sanjeev Patil , Gokhan Avkarogullari , Tatsuya Iwamoto
IPC: G06F9/4401 , G06F1/32 , G06T1/20 , G06F9/50 , G06T15/00
Abstract: One disclosed embodiment includes a method of graphics processing. The method includes receiving an indication to update a current frame on a display. A plurality of graphics command are determined to be associated with a next frame that replaces the current frame. A power-up command is generated based on the received indication, configured to cause GPU hardware to begin an initialization operation. The central processing unit processes the plurality of graphics command. Prior to completely process the plurality of graphics command, a power-up command is sent to a GPU firmware. The GPU firmware initializes the GPU hardware based on the power-up command. The processed plurality of graphics command is also transmitted to the GPU hardware. The GPU hardware executes the processed plurality of graphics command to render the next frame on the display.
-
公开(公告)号：US10719970B2
公开(公告)日：2020-07-21
申请号：US15864833
申请日：2018-01-08
Applicant: Apple Inc.
Inventor： Kutty Banerjee , Rohan Sanjeev Patil , Pratik Chandresh Shah , Gokhan Avkarogullari , Tatsuya Iwamoto
Abstract: One disclosed embodiment includes a method of scheduling graphics commands for processing. A plurality of micro-commands is generated based on one or more graphics commands obtained from a central processing unit. The dependency between the one or more graphics commands is then determined and an execution graph is generated based on the determined dependency. Each micro-command in the execution graph is connected by an edge to the other micro-commands that it depends on. A wait count is defined for each micro-command of the execution graph, where the wait count indicates the number of micro-commands that the each particular micro-command depends on. One or more micro-commands with a wait count of zero are transmitted to a ready queue for processing.
-
公开(公告)号：US10678553B2
公开(公告)日：2020-06-09
申请号：US15961086
申请日：2018-04-24
Applicant: Apple Inc.
Inventor： Rohan Sanjeev Patil , Gokhan Avkarogullari , Tatsuya Iwamoto
IPC: G06F15/177 , G06F9/00 , G06F9/4401 , G06F1/3206 , G06T15/00 , G06F9/50 , G06T1/20
Abstract: One disclosed embodiment includes a method of graphics processing. The method includes receiving an indication to update a current frame on a display. A plurality of graphics command are determined to be associated with a next frame that replaces the current frame. A power-up command is generated based on the received indication, configured to cause GPU hardware to begin an initialization operation. The central processing unit processes the plurality of graphics command. Prior to completely process the plurality of graphics command, a power-up command is sent to a GPU firmware. The GPU firmware initializes the GPU hardware based on the power-up command. The processed plurality of graphics command is also transmitted to the GPU hardware. The GPU hardware executes the processed plurality of graphics command to render the next frame on the display.
-
Patent Agency Ranking
公开(公告)号：US20190340723A1
公开(公告)日：2019-11-07
申请号：US16511742
申请日：2019-07-15
Applicant: Apple Inc.
Inventor： Tatsuya Iwamoto , Kutty Banerjee , Rohan Sanjeev Patil
Abstract: Systems, methods, and computer readable media to improve task switching operations in a graphics processing unit (GPU) are described. As disclosed herein, the clock rate (and voltages) of a GPU's operating environment may be altered so that a low priority task may be rapidly run to a task switch boundary (or completion) so that a higher priority task may begin execution. In some embodiments, only the GPU's operating clock (and voltage) is increased during the task switch operation. In other embodiments, the clock rate (voltages) of supporting components may also be increased. For example, the operating clock for the GPU's supporting memory, memory controller or memory fabric may also be increased. Once the lower priority task has been swapped out, one or more of the clocks (and voltages) increased during the switch operation could be subsequently decreased, though not necessarily to their pre-switch rates.
-
公开(公告)号：US11243598B2
公开(公告)日：2022-02-08
申请号：US16426633
申请日：2019-05-30
Applicant: Apple Inc.
Inventor： Tatsuya Iwamoto , Jason P. Jane , Rohan Sanjeev Patil , Kutty Banerjee , Subodh Asthana , Kyle J. Haughey
IPC: G06F1/32 , G06F1/3234 , G06F1/3287 , G06T1/20 , G06F17/18 , G06F1/3228
Abstract: Systems, methods, and computer readable media to manage power for a graphics processor are described. When the power management component determines the graphics processor is idle when processing a current frame by the graphics processor, the power management component predicts an idle period for the graphics processor based on the work history. The power management component obtains a first latency value indicative of a power on time period and a second latency value indicative of a power off time period for a graphics processor component, such as graphics processor hardware. The power management component provides power instructions to transition the graphics processor component to the power off state based on a determination that a combined latency value of the first latency value and the second latency value is less than the idle period.
-
公开(公告)号：US10853907B2
公开(公告)日：2020-12-01
申请号：US16511742
申请日：2019-07-15
Applicant: Apple Inc.
Inventor： Tatsuya Iwamoto , Kutty Banerjee , Rohan Sanjeev Patil
Abstract: Systems, methods, and computer readable media to improve task switching operations in a graphics processing unit (GPU) are described. As disclosed herein, the clock rate (and voltages) of a GPU's operating environment may be altered so that a low priority task may be rapidly run to a task switch boundary (or completion) so that a higher priority task may begin execution. In some embodiments, only the GPU's operating clock (and voltage) is increased during the task switch operation. In other embodiments, the clock rate (voltages) of supporting components may also be increased. For example, the operating clock for the GPU's supporting memory, memory controller or memory fabric may also be increased. Once the lower priority task has been swapped out, one or more of the clocks (and voltages) increased during the switch operation could be subsequently decreased, though not necessarily to their pre-switch rates.
-
公开(公告)号：US10373287B2
公开(公告)日：2019-08-06
申请号：US15680885
申请日：2017-08-18
Applicant: Apple Inc.
Inventor： Tatsuya Iwamoto , Kutty Banerjee , Rohan Sanjeev Patil
Abstract: Systems, methods, and computer readable media to improve task switching operations in a graphics processing unit (GPU) are described. As disclosed herein, the clock rate (and voltages) of a GPU's operating environment may be altered so that a low priority task may be rapidly run to a task switch boundary (or completion) so that a higher priority task may begin execution. In some embodiments, only the GPU's operating clock (and voltage) is increased during the task switch operation. In other embodiments, the clock rate (voltages) of supporting components may also be increased. For example, the operating clock for the GPU's supporting memory, memory controller or memory fabric may also be increased. Once the lower priority task has been swapped out, one or more of the clocks (and voltages) increased during the switch operation could be subsequently decreased, though not necessarily to their pre-switch rates.
-
公开(公告)号：US20190057484A1
公开(公告)日：2019-02-21
申请号：US15680885
申请日：2017-08-18
Applicant: Apple Inc.
Inventor： Tatsuya Iwamoto , Kutty Banerjee , Rohan Sanjeev Patil
CPC classification number: G06T1/20 , G06F9/485 , G06F9/4881
Abstract: Systems, methods, and computer readable media to improve task switching operations in a graphics processing unit (GPU) are described. As disclosed herein, the clock rate (and voltages) of a GPU's operating environment may be altered so that a low priority task may be rapidly run to a task switch boundary (or completion) so that a higher priority task may begin execution. In some embodiments, only the GPU's operating clock (and voltage) is increased during the task switch operation. In other embodiments, the clock rate (voltages) of supporting components may also be increased. For example, the operating clock for the GPU's supporting memory, memory controller or memory fabric may also be increased. Once the lower priority task has been swapped out, one or more of the clocks (and voltages) increased during the switch operation could be subsequently decreased, though not necessarily to their pre-switch rates.
-
-
-
-
-
-
-
-
Search Results
9
records
(took 0.013 seconds)
