Selective atomic layer deposition process utilizing patterned self assembled monolayers for 3D structure semiconductor applications
    2.
    发明授权
    Selective atomic layer deposition process utilizing patterned self assembled monolayers for 3D structure semiconductor applications 有权
    选择性原子层沉积工艺利用3D结构半导体应用的图案化自组装单层

    公开(公告)号:US09515166B2

    公开(公告)日:2016-12-06

    申请号:US14276780

    申请日:2014-05-13

    Abstract: Methods for forming fin structure with desired materials formed on different locations of the fin structure using a selective deposition process for three dimensional (3D) stacking of fin field effect transistor (FinFET) for semiconductor chips are provided. In one embodiment, a method of forming a structure with desired materials on a substrate includes forming a patterned self-assembled monolayer on a circumference of a structure formed on a substrate, wherein the patterned self-assembled monolayer includes a treated layer formed among a self-assembled monolayer, and performing an atomic layer deposition process to form a material layer predominantly on the self-assembled monolayer from the patterned self-assembled monolayer.

    Abstract translation: 提供了使用用于半导体芯片的鳍式场效应晶体管(FinFET)的三维(3D)堆叠的选择性沉积工艺在翅片结构的不同位置形成所需材料的翅片结构的方法。 在一个实施方案中,在衬底上形成具有期望材料的结构的方法包括在形成在衬底上的结构的圆周上形成图案化的自组装单层,其中所述图案化的自组装单层包括在自身中形成的处理层 并且执行原子层沉积工艺,以从图案化的自组装单层形成主要在自组装单层上的材料层。

Patent Agency Ranking