利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

106 条记录 (耗时 0.026 秒)

    Inverting amplifying circuit
    1.
    发明授权
    Inverting amplifying circuit 失效
    反相放大电路

    公开(公告)号：US6025752A

    公开(公告)日：2000-02-15

    申请号：US087924

    申请日：1998-06-01

    申请人： Changming Zhou ,  Guoliang Shou ,  Shengmin Lin ,  Takashi Tomatsu ,  Jie Chen

    发明人： Changming Zhou ,  Guoliang Shou ,  Shengmin Lin ,  Takashi Tomatsu ,  Jie Chen

    IPC分类号： H03F1/30 ,  H03F3/00 ,  H03F1/14

    CPC分类号： H03F1/303 ,  H03F3/005

    摘要： An inverting amplifying circuit for outputting an inversion of an input with good linearity, having an inverter circuit, a feedback capacitance, an input capacitance, a first refresh switch, a second refresh switch, a sleep switch, and a first cutoff switch. A sleep voltage is input through the sleep switch to the inverter circuit for minimizing the electrical power consumption. The sleep switch connects a terminal of the inverter circuit directly to ground when in a sleep mode. The first cut off switch is connected between an output of the inverter circuit and an output of the inverting amplifying circuit.

    摘要翻译： 一种用于输出具有良好线性度的输入的反相的反相放大电路，具有反相器电路，反馈电容，输入电容，第一刷新开关，第二刷新开关，休眠开关和第一截止开关。 睡眠电压通过睡眠开关输入到逆变器电路，以最小化电力消耗。 休眠开关在休眠模式下将逆变器电路的端子直接连接到地。 第一截止开关连接在逆变器电路的输出端和反相放大电路的输出端之间。

    Matched filter
    4.
    发明授权
    Matched filter 失效
    匹配过滤器

    公开(公告)号：US5887024A

    公开(公告)日：1999-03-23

    申请号：US780145

    申请日：1996-12-26

    申请人： Xiaoling Qin ,  Kunihiko Suzuki ,  Guoliang Shou ,  Changming Zhou ,  Jie Chen

    发明人： Xiaoling Qin ,  Kunihiko Suzuki ,  Guoliang Shou ,  Changming Zhou ,  Jie Chen

    IPC分类号： H03H11/04 ,  H03H17/02 ,  H04B15/00 ,  H04K1/00 ,  H04L27/30

    CPC分类号： H03H11/04 ,  H03H17/02

    摘要： The present invention provides a matched filter which can refresh an entire while keeping the speed of a calculation comparable to a small sized circuit. The first and second addition circuits of a matched filter of the present invention are classified into a plurality of groups, the first and second auxiliary adders replace functions for the groups of the first and second adders respectively. The outputs of the first and second adders are then inputted to the first and second subtractors, respectively, and the refreshing means appropriately refreshes the groups replaced by the first and second auxiliary adders. Further, the present invention decreases the number of auxiliary sapling and holding circuits to be used, and decides the refreshing intervals by considering the change of the voltage caused by leakage and other permissible errors of output voltage.

    摘要翻译： 本发明提供了一种匹配滤波器，其可以保持与小尺寸电路相当的计算速度的整体刷新。 本发明的匹配滤波器的第一和第二加法电路分为多个组，第一和第二辅助加法器分别代替第一和第二加法器的组的功能。 然后，第一和第二加法器的输出分别输入到第一和第二减法器，并且刷新装置适当地刷新由第一和第二辅助加法器替换的组。 此外，本发明减少了要使用的辅助树苗和保持电路的数量，并且通过考虑由漏电引起的电压的变化和输出电压的其他允许误差来决定刷新间隔。

    Receiver in a spread spectrum communication system having low power analog multipliers and adders
    5.
    发明授权
    Receiver in a spread spectrum communication system having low power analog multipliers and adders 失效
    具有低功耗模拟乘法器和加法器的扩频通信系统中的接收机

    公开(公告)号：US06278724B1

    公开(公告)日：2001-08-21

    申请号：US09032776

    申请日：1998-03-06

    申请人： Changming Zhou ,  Guoliang Shou ,  Kunihiko Suzuki ,  Xuping Zhou ,  Xiaoling Qin ,  Jie Chen ,  Mamoru Sawahashi ,  Fumiyuki Adachi

    发明人： Changming Zhou ,  Guoliang Shou ,  Kunihiko Suzuki ,  Xuping Zhou ,  Xiaoling Qin ,  Jie Chen ,  Mamoru Sawahashi ,  Fumiyuki Adachi

    IPC分类号： H04L2732

    CPC分类号： H04B1/7113 ,  H04B1/7117 ,  H04B1/712 ,  H04B1/7183

    摘要： A signal reception apparatus in the spread spectrum communication system requires only a small amount of circuitry and consumes a small amount of electric power. A quadrature detector decomposes received signals into in-phase components and quadrature components, and supplies them to a complex-type matched filter. The complex-type matched filter de-spreads the in-phase components and the quadrature components and sends them to a multi-path selector. The multi-path selector selects, from among the received de-spread signals, multiple paths having high levels of signal electric powers and sends the received signals of the selected paths to multiple phase correction blocks. Analog operation circuits calculate phase errors of the received signals of two successive pilot symbol blocks for each path. An analog operation circuit corrects the phases of the received signals of the information symbol block that has been received between the two successive pilot symbol blocks. A rake combiner synchronously combines the phase-corrected de-spread received signals of each path.

    摘要翻译： 扩频通信系统中的信号接收装置仅需要少量的电路并消耗少量的电力。 正交检测器将接收信号分解为同相分量和正交分量，并将其提供给复合型匹配滤波器。 复合型匹配滤波器对同相分量和正交分量进行解扩，并将它们发送到多路径选择器。 多径选择器从接收到的解扩信号中选择具有高电平信号电功率的多个路径，并将所选择的路径的接收信号发送到多个相位校正块。 模拟运算电路计算每个路径的两个连续导频符号块的接收信号的相位误差。 模拟运算电路校正在两个连续的导频符号块之间已经接收到的信息符号块的接收信号的相位。 瑞克组合器同步地组合每个路径的相位校正的去扩展接收信号。

    Complex multiplication circuit
    7.
    发明授权
    Complex multiplication circuit 失效
    复数乘法电路

    公开(公告)号：US6122654A

    公开(公告)日：2000-09-19

    申请号：US66540

    申请日：1998-04-27

    申请人： Changming Zhou ,  Xuping Zhou ,  Guoliang Shou

    发明人： Changming Zhou ,  Xuping Zhou ,  Guoliang Shou

    IPC分类号： G06F17/10 ,  G06F17/16 ,  G06G7/22 ,  H03F1/34 ,  H03H15/00 ,  H03H17/02 ,  G06F7/52

    CPC分类号： G06G7/22

    摘要： A complex multiplication circuit of a calculation formula equivalent but different from the usual formula.The calculation formula is as follows:Pr={x(a+b)-b(x+y)} equivalent to (ax-by)Pi={y(a-b)+b(x+y)} equivalent to (ay+bx)Here,Input signal: x+jyMultiplier:a+jbMultiplication result:Pr+jPi.

    摘要翻译： 计算公式的复乘法电路等效但不同于通常的公式。 计算公式如下：等价于（ay）的（ax-by）Pi = {y（ab）+ b（x + y）}的Pr = {x（a + b）-b（x + y） + bx）这里，输入信号：x + jy乘数：a + jb乘法结果：Pr + jPi。

    Receiver for code division multiple access communication system
    8.
    发明授权
    Receiver for code division multiple access communication system 失效
    接收机用于码分多址通信系统

    公开(公告)号：US5974038A

    公开(公告)日：1999-10-26

    申请号：US864784

    申请日：1997-05-29

    申请人： Guoliang Shou ,  Changming Zhou ,  Xuping Zhou ,  Makoto Yamamoto ,  Sunao Takatori

    发明人： Guoliang Shou ,  Changming Zhou ,  Xuping Zhou ,  Makoto Yamamoto ,  Sunao Takatori

    IPC分类号： H04B1/707 ,  H04B1/7075 ,  H04B1/7093 ,  H04B1/7115 ,  H04L7/00 ,  H04B7/216

    CPC分类号： H04B1/708 ,  H04B1/7093 ,  H04B1/7115 ,  H04B2201/70709

    摘要： This invention reduces electric power consumption of a CDMA communication system receiver while it is in the wait mode. A received spread spectrum signal is demodulated in multiplication means into baseband signals Ri and Rq, and inputted into a complex matched filter. This filter is intermittently driven by supply voltage control means to perform acquisition of received signals. When an electric power calculation circuit detects the output of the filter to reach a peak equal to or greater than a predetermined value, the received signals undergo acquisition by controlling n number of correlators 26-1 to 26-n to work by a correlator controlling circuit. Moreover, de-spreading is performed. The outputs from each correlator 46-1 to 26-n are given to a RAKE combiner and demodulated by the RAKE by a combining and demodulating circuit.

    摘要翻译： 本发明在CDMA通信系统接收机处于等待模式时降低电力消耗。 接收的扩频信号在乘法装置中被解调为基带信号Ri和Rq，并输入到复匹配滤波器中。 该滤波器由电源电压控制装置间歇地驱动，以执行接收信号的采集。 当电力计算电路检测到滤波器的输出达到等于或大于预定值的峰值时，通过控制n个相关器26-1至26-n来由相关器控制电路工作来接收接收的信号 。 此外，进行解扩。 来自每个相关器46-1至26-n的输出被提供给RAKE组合器，并由RAKE通过组合和解调电路进行解调。

    Spread spectrum communications system for high-speed communications
    9.
    发明授权
    Spread spectrum communications system for high-speed communications 失效
    扩频通信系统，用于高速通信

    公开(公告)号：US5930290A

    公开(公告)日：1999-07-27

    申请号：US841217

    申请日：1997-04-30

    申请人： Changming Zhou ,  Guoliang Shou ,  Xuping Zhou ,  Makoto Yamamoto ,  Sunao Takatori ,  Kenzo Urabe

    发明人： Changming Zhou ,  Guoliang Shou ,  Xuping Zhou ,  Makoto Yamamoto ,  Sunao Takatori ,  Kenzo Urabe

    IPC分类号： H04B1/707 ,  H04B1/7093 ,  H04J13/10 ,  H04B15/00 ,  H04B7/216

    CPC分类号： H04J13/0077 ,  H04B1/7093

    摘要： A fast spread spectrum communication system is provided, having fewer circuits and requiring fewer PN codes to be assigned to a user. A series of digital data to be transmitted, is divided into 4-bit frames. The 4-bit data of each frame is divided into the first through fourth elements in a predetermined order. The first complex number is constructed by the first and second elements, and the second complex number is determined according to the value of the third and fourth elements. The spectrum of the data to be transmitted is spread by multiplying these complex numbers. Four matched filters despread a received signal by different combinations of PN codes stored in a receiver. The first through fourth elements are recovered according to the outputs of the matched filters.

    摘要翻译： 提供了一种快速扩频通信系统，具有较少的电路并且需要较少的PN码来分配给用户。 要发送的一系列数字数据被分为4位帧。 每帧的4位数据按预定顺序分成第一至第四元素。 第一复数由第一和第二元素构成，第二复数根据第三和第四元素的值确定。 要传输的数据的频谱通过乘以这些复数来传播。 四个匹配滤波器通过存储在接收机中的PN码的不同组合对接收信号进行解扩。 根据匹配滤波器的输出，恢复第一至第四元件。

    Matched filter circuit
    10.
    发明授权
    Matched filter circuit 失效
    匹配滤波电路

    公开(公告)号：US5872466A

    公开(公告)日：1999-02-16

    申请号：US686950

    申请日：1996-07-26

    申请人： Guoliang Shou ,  Changming Zhou ,  Makoto Yamamoto ,  Sunao Takatori

    发明人： Guoliang Shou ,  Changming Zhou ,  Makoto Yamamoto ,  Sunao Takatori

    IPC分类号： H03H11/04 ,  H03H17/02 ,  H04B1/707 ,  H04B1/7093 ,  H04L7/00 ,  H04L7/10 ,  H03K5/00

    CPC分类号： H03H11/04 ,  H03H17/0254

    摘要： A matched filter with reduced electric power consumption is disclosed. The matched filter circuit power consumption is reduced by stopping the electric power supply to an unnecessary circuit since input signal is partially sampled just after an acquisition. Since the spreading code is 1 bit data string, the input signal sampled and held is branched out into the signal groups "1" and "-1" by a multiplexer. The signals in each groups are added in parallel by a capacitive coupling, and the electric power is supplied in the circuit intermittently.

    摘要翻译： 公开了具有降低的电力消耗的匹配滤波器。 由于输入信号在采集之后被部分采样，因此通过停止对不必要的电路的电力来降低匹配滤波器电路的功耗。 由于扩展码是1位数据串，采样和保持的输入信号通过多路复用器分支到信号组“1”和“-1”。 各组中的信号通过电容耦合并联并且在电路中间歇地供电。