-
公开(公告)号:US08101518B2
公开(公告)日:2012-01-24
申请号:US12136885
申请日:2008-06-11
申请人: Cyril Cabral, Jr. , Michael A. Cobb , Asa Frye , Balasubramanian S. Pranatharthi Haran , Randolph F. Knarr , Mahadevaiyer Krishnan , Christian Lavoie , Andrew P. Mansson , Renee T. Mo , Jay W. Strane , Horatio S. Wildman
发明人: Cyril Cabral, Jr. , Michael A. Cobb , Asa Frye , Balasubramanian S. Pranatharthi Haran , Randolph F. Knarr , Mahadevaiyer Krishnan , Christian Lavoie , Andrew P. Mansson , Renee T. Mo , Jay W. Strane , Horatio S. Wildman
IPC分类号: H01L21/44
CPC分类号: H01L21/28518 , H01L21/28052 , H01L29/665
摘要: The present invention provides a method for forming a self-aligned Ni alloy silicide contact. The method of the present invention begins by first depositing a conductive Ni alloy with Pt and optionally at least one of the following metals Pd, Rh, Ti, V, Cr, Zr, Nb, Mo, Hf, Ta, W or Re over an entire semiconductor structure which includes at least one gate stack region. An oxygen diffusion barrier comprising, for example, Ti, TiN or W is deposited over the structure to prevent oxidation of the metals. An annealing step is then employed to cause formation of a NiSi, PtSi contact in regions in which the metals are in contact with silicon. The metal that is in direct contact with insulating material such as SiO2 and Si3N4 is not converted into a metal alloy silicide contact during the annealing step A. selective etching step is then performed to remove unreacted metal from the sidewalls of the spacers and trench isolation regions.
摘要翻译: 本发明提供一种形成自对准Ni合金硅化物接触的方法。 本发明的方法首先首先用Pt和任选的以下金属Pd,Rh,Ti,V,Cr,Zr,Nb,Mo,Hf,Ta,W或Re中的至少一种沉积导电Ni合金, 整个半导体结构,其包括至少一个栅极堆叠区域。 包含例如Ti,TiN或W的氧扩散阻挡层沉积在结构上以防止金属的氧化。 然后使用退火步骤在金属与硅接触的区域中形成NiSi,PtSi接触。 在退火步骤A期间,与绝缘材料(例如SiO 2和Si 3 N 4)直接接触的金属不会转化为金属合金硅化物接触。然后进行选择性蚀刻步骤以从间隔物和沟槽隔离区域的侧壁去除未反应的金属 。
-
公开(公告)号:US07544610B2
公开(公告)日:2009-06-09
申请号:US10935497
申请日:2004-09-07
申请人: Cyril Cabral, Jr. , Michael A. Cobb , Asa Frye , Balasubramanian S. Pranatharthi Haran , Randolph F. Knarr , Mahadevaiyer Krishnan , Christian Lavoie , Andrew P. Mansson , Renee T. Mo , Jay W. Strane , Horatio S. Wildman
发明人: Cyril Cabral, Jr. , Michael A. Cobb , Asa Frye , Balasubramanian S. Pranatharthi Haran , Randolph F. Knarr , Mahadevaiyer Krishnan , Christian Lavoie , Andrew P. Mansson , Renee T. Mo , Jay W. Strane , Horatio S. Wildman
IPC分类号: H01L21/477 , H01L21/441
CPC分类号: H01L21/28518 , H01L21/28052 , H01L29/665
摘要: The present invention provides a method for forming a self-aligned Ni alloy silicide contact. The method of the present invention begins by first depositing a conductive Ni alloy with Pt and optionally at least one of the following metals Pd, Rh, Ti, V, Cr, Zr, Nb, Mo, Hf, Ta, W or Re over an entire semiconductor structure which includes at least one gate stack region. An oxygen diffusion barrier comprising, for example, Ti, TiN or W is deposited over the structure to prevent oxidation of the metals. An annealing step is then employed to cause formation of a NiSi, PtSi contact in regions in which the metals are in contact with silicon. The metal that is in direct contact with insulating material such as SiO2 and Si3N4 is not converted into a metal alloy silicide contact during the annealing step. A selective etching step is then performed to remove unreacted metal from the sidewalls of the spacers and trench isolation regions.
摘要翻译: 本发明提供一种形成自对准Ni合金硅化物接触的方法。 本发明的方法首先首先用Pt和任选的以下金属Pd,Rh,Ti,V,Cr,Zr,Nb,Mo,Hf,Ta,W或Re中的至少一种沉积导电Ni合金, 整个半导体结构,其包括至少一个栅极堆叠区域。 包含例如Ti,TiN或W的氧扩散阻挡层沉积在结构上以防止金属的氧化。 然后使用退火步骤在金属与硅接触的区域中形成NiSi,PtSi接触。 在绝缘材料如SiO 2和Si 3 N 4中直接接触的金属在退火步骤期间不会转化为金属合金硅化物接触。 然后执行选择性蚀刻步骤以从间隔物和沟槽隔离区域的侧壁去除未反应的金属。
-
公开(公告)号:US20080274611A1
公开(公告)日:2008-11-06
申请号:US12136885
申请日:2008-06-11
申请人: Cyril Cabral , Michael A. Cobb , Asa Frye , Balasubramanian S. Pranatharthi Haran , Randolph F. Knarr , Mahadevaiyer Krishnan , Christian Lavoie , Andrew P. Mansson , Renee T. Mo , Jay W. Strane , Horatio S. Wildman
发明人: Cyril Cabral , Michael A. Cobb , Asa Frye , Balasubramanian S. Pranatharthi Haran , Randolph F. Knarr , Mahadevaiyer Krishnan , Christian Lavoie , Andrew P. Mansson , Renee T. Mo , Jay W. Strane , Horatio S. Wildman
IPC分类号: H01L21/44
CPC分类号: H01L21/28518 , H01L21/28052 , H01L29/665
摘要: The present invention provides a method for forming a self-aligned Ni alloy silicide contact. The method of the present invention begins by first depositing a conductive Ni alloy with Pt and optionally at least one of the following metals Pd, Rh, Ti, V, Cr, Zr, Nb, Mo, Hf, Ta, W or Re over an entire semiconductor structure which includes at least one gate stack region. An oxygen diffusion barrier comprising, for example, Ti, TiN or W is deposited over the structure to prevent oxidation of the metals. An annealing step is then employed to cause formation of a NiSi, PtSi contact in regions in which the metals are in contact with silicon. The metal that is in direct contact with insulating material such as SiO2 and Si3N4 is not converted into a metal alloy silicide contact during the annealing step A selective etching step is then performed to remove unreacted metal from the sidewalls of the spacers and trench isolation regions.
摘要翻译: 本发明提供一种形成自对准Ni合金硅化物接触的方法。 本发明的方法首先首先用Pt和任选的以下金属Pd,Rh,Ti,V,Cr,Zr,Nb,Mo,Hf,Ta,W或Re中的至少一种沉积导电Ni合金, 整个半导体结构,其包括至少一个栅极堆叠区域。 包含例如Ti,TiN或W的氧扩散阻挡层沉积在结构上以防止金属的氧化。 然后使用退火步骤在金属与硅接触的区域中形成NiSi,PtSi接触。 与诸如SiO 2和Si 3 N 4 N之类的绝缘材料直接接触的金属在金属合金硅化物接触期间不会转化为金属合金硅化物接触 然后执行退火步骤A选择性蚀刻步骤以从间隔物和沟槽隔离区域的侧壁去除未反应的金属。
-
公开(公告)号:US20090309228A1
公开(公告)日:2009-12-17
申请号:US12539660
申请日:2009-08-12
申请人: Sunfei Fang , Randolph F. Knarr , Mahadevaiyer Krishnan , Christian Lavoie , Renee T. Mo , Balasubramanian Pranatharthiharan , Jay W. Strane
发明人: Sunfei Fang , Randolph F. Knarr , Mahadevaiyer Krishnan , Christian Lavoie , Renee T. Mo , Balasubramanian Pranatharthiharan , Jay W. Strane
IPC分类号: H01L23/532 , H01L21/306
CPC分类号: H01L21/28518 , C23F1/28 , C23F1/30 , C23F1/44
摘要: The present invention relates to a method for forming self-aligned metal silicide contacts over at least two silicon-containing semiconductor regions that are spaced apart from each other by an exposed dielectric region. Preferably, each of the self-aligned metal silicide contacts so formed comprises at least nickel silicide and platinum silicide with a substantially smooth surface, and the exposed dielectric region is essentially free of metal and metal silicide. More preferably, the method comprises the steps of nickel or nickel alloy deposition, low-temperature annealing, nickel etching, high-temperature annealing, and aqua regia etching.
摘要翻译: 本发明涉及一种用于在由暴露的电介质区彼此间隔开的至少两个含硅半导体区域上形成自对准金属硅化物接触的方法。 优选地,如此形成的每个自对准金属硅化物触点至少包括具有基本平滑表面的至少硅化镍和铂硅化物,并且暴露的电介质区域基本上不含金属和金属硅化物。 更优选地,该方法包括镍或镍合金沉积,低温退火,镍蚀刻,高温退火和王水腐蚀的步骤。
-
公开(公告)号:US08039382B2
公开(公告)日:2011-10-18
申请号:US12539660
申请日:2009-08-12
申请人: Sunfei Fang , Randolph F. Knarr , Mahadevaiyer Krishnan , Christian Lavoie , Renee T. Mo , Balasubramanian Pranatharthiharan , Jay W. Strane
发明人: Sunfei Fang , Randolph F. Knarr , Mahadevaiyer Krishnan , Christian Lavoie , Renee T. Mo , Balasubramanian Pranatharthiharan , Jay W. Strane
IPC分类号: H01L21/00
CPC分类号: H01L21/28518 , C23F1/28 , C23F1/30 , C23F1/44
摘要: The present invention relates to a method for forming self-aligned metal silicide contacts over at least two silicon-containing semiconductor regions that are spaced apart from each other by an exposed dielectric region. Preferably, each of the self-aligned metal silicide contacts so formed comprises at least nickel silicide and platinum silicide with a substantially smooth surface, and the exposed dielectric region is essentially free of metal and metal silicide. More preferably, the method comprises the steps of nickel or nickel alloy deposition, low-temperature annealing, nickel etching, high-temperature annealing, and aqua regia etching.
摘要翻译: 本发明涉及一种用于在由暴露的电介质区彼此间隔开的至少两个含硅半导体区域上形成自对准金属硅化物接触的方法。 优选地,如此形成的每个自对准金属硅化物触点至少包括具有基本平滑表面的至少硅化镍和铂硅化物,并且暴露的电介质区域基本上不含金属和金属硅化物。 更优选地,该方法包括镍或镍合金沉积,低温退火,镍蚀刻,高温退火和王水腐蚀的步骤。
-
公开(公告)号:US07618891B2
公开(公告)日:2009-11-17
申请号:US11415922
申请日:2006-05-01
申请人: Sunfei Fang , Randolph F. Knarr , Mahadevaiyer Krishnan , Christian Lavoie , Renee T. Mo , Balasubramanian Pranatharthiharan , Jay W. Strane
发明人: Sunfei Fang , Randolph F. Knarr , Mahadevaiyer Krishnan , Christian Lavoie , Renee T. Mo , Balasubramanian Pranatharthiharan , Jay W. Strane
IPC分类号: H01L21/00
CPC分类号: H01L21/28518 , C23F1/28 , C23F1/30 , C23F1/44
摘要: The present invention relates to a method for forming self-aligned metal silicide contacts over at least two silicon-containing semiconductor regions that are spaced apart from each other by an exposed dielectric region. Preferably, each of the self-aligned metal silicide contacts so formed comprises at least nickel silicide and platinum silicide with a substantially smooth surface, and the exposed dielectric region is essentially free of metal and metal silicide. More preferably, the method comprises the steps of nickel or nickel alloy deposition, low-temperature annealing, nickel etching, high-temperature annealing, and aqua regia etching.
摘要翻译: 本发明涉及一种用于在由暴露的电介质区彼此间隔开的至少两个含硅半导体区域上形成自对准金属硅化物接触的方法。 优选地,如此形成的每个自对准金属硅化物触点至少包括具有基本平滑表面的至少硅化镍和铂硅化物,并且暴露的电介质区域基本上不含金属和金属硅化物。 更优选地,该方法包括镍或镍合金沉积,低温退火,镍蚀刻,高温退火和王水腐蚀的步骤。
-
公开(公告)号:US08299455B2
公开(公告)日:2012-10-30
申请号:US11872291
申请日:2007-10-15
IPC分类号: H01L29/06
CPC分类号: H01L21/28518 , B81B2207/07 , B81C1/00095 , B81C2201/0149 , H01L21/3086 , H01L21/76886 , H01L23/485 , H01L23/5226 , H01L29/41766 , H01L29/665 , H01L29/66636 , H01L2924/0002 , H01L2924/00
摘要: Self-assembled polymer technology is used to form at least one ordered nanosized pattern within material that is present in a conductive contact region of a semiconductor structure. The material having the ordered, nanosized pattern is a conductive material of an interconnect structure or semiconductor source and drain diffusion regions of a field effect transistor. The presence of the ordered, nanosized pattern material within the contact region increases the overall area (i.e., interface area) for subsequent contact formation which, in turn, reduces the contact resistance of the structure. The reduction in contact resistance in turn improves the flow of current through the structure. In addition to the above, the inventive methods and structures do not affect the junction capacitance of the structure since the junction area remains unchanged.
摘要翻译: 自组装聚合物技术用于在存在于半导体结构的导电接触区域中的材料内形成至少一个有序的纳米尺度图案。 具有有序纳米尺寸图案的材料是场效应晶体管的互连结构或半导体源和漏极扩散区的导电材料。 在接触区域内有序的纳米尺寸图案材料的存在增加了用于随后的接触形成的总面积(即界面面积),这又降低了结构的接触电阻。 接触电阻的降低又改善了通过结构的电流的流动。 除了上述之外,本发明的方法和结构不影响结构的结电容,因为结面积保持不变。
-
公开(公告)号:US20120132966A1
公开(公告)日:2012-05-31
申请号:US11872291
申请日:2007-10-15
IPC分类号: H01L29/78 , H01L21/768 , H01L23/52
CPC分类号: H01L21/28518 , B81B2207/07 , B81C1/00095 , B81C2201/0149 , H01L21/3086 , H01L21/76886 , H01L23/485 , H01L23/5226 , H01L29/41766 , H01L29/665 , H01L29/66636 , H01L2924/0002 , H01L2924/00
摘要: Self-assembled polymer technology is used to form at least one ordered nanosized pattern within material that is present in a conductive contact region of a semiconductor structure. The material having the ordered, nanosized pattern is a conductive material of an interconnect structure or semiconductor source and drain diffusion regions of a field effect transistor. The presence of the ordered, nanosized pattern material within the contact region increases the overall area (i.e., interface area) for subsequent contact formation which, in turn, reduces the contact resistance of the structure. The reduction in contact resistance in turn improves the flow of current through the structure. In addition to the above, the inventive methods and structures do not affect the junction capacitance of the structure since the junction area remains unchanged.
摘要翻译: 自组装聚合物技术用于在存在于半导体结构的导电接触区域中的材料内形成至少一个有序的纳米尺度图案。 具有有序纳米尺寸图案的材料是场效应晶体管的互连结构或半导体源和漏极扩散区的导电材料。 在接触区域内有序的纳米尺寸图案材料的存在增加了用于随后的接触形成的总面积(即界面面积),这又降低了结构的接触电阻。 接触电阻的降低又改善了通过结构的电流的流动。 除了上述之外,本发明的方法和结构不影响结构的结电容,因为结面积保持不变。
-
公开(公告)号:US06960306B2
公开(公告)日:2005-11-01
申请号:US10207773
申请日:2002-07-31
申请人: Roy C. Iggulden , Padraic Shafer , Kwong Hon (Keith) Wong , Michael M. Iwatake , Jay W. Strane , Thomas Goebel , Donna D. Miura , Chet Dziobkowski , Werner Robl , Brian Hughes
发明人: Roy C. Iggulden , Padraic Shafer , Kwong Hon (Keith) Wong , Michael M. Iwatake , Jay W. Strane , Thomas Goebel , Donna D. Miura , Chet Dziobkowski , Werner Robl , Brian Hughes
IPC分类号: H01L21/3205 , H01L21/768 , H01L21/00
CPC分类号: H01L21/32051 , H01L21/76838
摘要: In a method of fabricating a metallization structure during formation of a microelectronic device, the improvement of reducing metal shorts in blanket metal deposition layers later subjected to reactive ion etching, comprising: a) depositing on a first underlayer, a blanket of an aluminum compound containing an electrical short reducing amount of an alloy metal in electrical contact with the underlayer; b) depositing a photoresist and exposing and developing to leave patterns of photoresist on the blanket aluminum compound containing an electrical short reducing amount of an alloy metal; and c) reactive ion etching to obtain an aluminum compound containing an alloy metal line characterized by reduced shorts in amounts less than the aluminum compound without said short reducing amount of alloy metal.
摘要翻译: 在微电子器件形成期间制造金属化结构的方法中,改进后续进行反应离子蚀刻的覆盖金属沉积层中的金属短路,包括:a)沉积在第一底层上, 与底层电接触的合金金属的电短路减少量; b)沉积光致抗蚀剂并曝光和显影以在包含合金金属的电短缩量的橡皮布铝化合物上留下光刻胶图案; 和c)反应离子蚀刻,以获得含有合金金属线的铝化合物,其特征在于少于铝化合物的短路量,而没有所述合金金属的减少量。
-
公开(公告)号:US20120208332A1
公开(公告)日:2012-08-16
申请号:US13454709
申请日:2012-04-24
IPC分类号: H01L21/336
CPC分类号: H01L21/28518 , B81B2207/07 , B81C1/00095 , B81C2201/0149 , H01L21/3086 , H01L21/76886 , H01L23/485 , H01L23/5226 , H01L29/41766 , H01L29/665 , H01L29/66636 , H01L2924/0002 , H01L2924/00
摘要: Self-assembled polymer technology is used to form at least one ordered nanosized pattern within material that is present in a conductive contact region of a semiconductor structure. The material having the ordered, nanosized pattern is a conductive material of an interconnect structure or semiconductor source and drain diffusion regions of a field effect transistor. The presence of the ordered, nanosized pattern material within the contact region increases the overall area (i.e., interface area) for subsequent contact formation which, in turn, reduces the contact resistance of the structure. The reduction in contact resistance in turn improves the flow of current through the structure. In addition to the above, the inventive methods and structures do not affect the junction capacitance of the structure since the junction area remains unchanged.
-
-
-
-
-
-
-
-
-