中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

17 records (took 0.013 seconds)

    SAFE DOUBLE BUFFERING USING DMA SAFE LINKED LISTS
    2.
    发明申请
    SAFE DOUBLE BUFFERING USING DMA SAFE LINKED LISTS 审中-公开

    公开(公告)号：US20190155775A1

    公开(公告)日：2019-05-23

    申请号：US16257467

    申请日：2019-01-25

    Applicant: Infineon Technologies AG

    Inventor： Simon Cottam ,  Patrice Woodward

    IPC: G06F13/28 ,  G06F13/16

    Abstract: A first sequence of transaction control sets (TCSs) collectively describe a first data transfer by which first data is to be moved between a first peripheral and first and second memory buffers. A first portion of the first data is transferred between the first memory buffer and the first peripheral according to a first TCS in the first sequence. Subsequently, a second portion of the first data is transferred between the second memory buffer and the first peripheral according to a second TCS in the first sequence. An actual error detection code is determined based on the first and/or second portions of the first data or an address actually processed during execution of the first and/or second TCSs. An error is selectively flagged based on whether the actual error detection code is the same as an expected error detection code contained in a third TCS in the first sequence.

    Safe double buffering using DMA safe linked lists
    3.
    发明授权
    Safe double buffering using DMA safe linked lists 有权

    公开(公告)号：US10191871B2

    公开(公告)日：2019-01-29

    申请号：US15627872

    申请日：2017-06-20

    Applicant: Infineon Technologies AG

    Inventor： Simon Cottam ,  Patrice Woodward

    IPC: G06F13/28 ,  G06F13/16

    Abstract: In some embodiments, a DMA controller includes a set of transaction control registers configured to receive a linked list sequence of transaction control sets. The transaction control sets collectively describe a data transfer by which the DMA controller is to move data from a peripheral alternatingly to a first memory buffer and a second memory buffer, wherein the first and second memory buffers are arranged in parallel with one another at an interface of the peripheral. The DMA controller is configured to transfer a first set of data from the peripheral to the first memory buffer according to a first transaction control set in the linked list sequence, and is configured to subsequently transfer a second set of data from the peripheral to the second buffer according to a second transaction control set in the linked list sequence.

    CONDITIONAL LINKS FOR DIRECT MEMORY ACCESS CONTROLLERS
    4.
    发明申请
    CONDITIONAL LINKS FOR DIRECT MEMORY ACCESS CONTROLLERS 有权
    直接存储器访问控制器的条件链接

    公开(公告)号：US20140281098A1

    公开(公告)日：2014-09-18

    申请号：US13803811

    申请日：2013-03-14

    Applicant: INFINEON TECHNOLOGIES AG

    Inventor： Frank Hellwig ,  Simon Cottam ,  Harald Zweck

    IPC: G06F13/28

    CPC classification number: G06F13/28

    Abstract: Some embodiments relate to a Direct Memory Access (DMA) controller. The DMA controller includes a bus controller having a system bus interface and configured to read a pattern from a memory location via the system bus interface. Pattern comparison logic compares the read pattern to at least one predetermined pattern. Control logic induces the bus controller to process a first conditional link over the system bus interface if the read pattern differs from the predetermined pattern, and induces the bus controller to process a second conditional link over the system bus interface if the read pattern differs from the predetermined pattern.

    Abstract translation: 一些实施例涉及直接存储器访问（DMA）控制器。 DMA控制器包括具有系统总线接口并被配置为经由系统总线接口从存储器位置读取模式的总线控制器。 图案比较逻辑将读取图案与至少一个预定图案进行比较。 如果读取模式与预定模式不同，则控制逻辑引起总线控制器处理系统总线接口上的第一条件链接，并且如果读取模式与系统总线接口不同，则总线控制器通过系统总线接口处理第二条件链接 预定模式。

    Service request interrupt router with shared arbitration unit
    6.
    发明授权
    Service request interrupt router with shared arbitration unit 有权
    具有共享仲裁单元的服务请求中断路由器

    公开(公告)号：US09575912B2

    公开(公告)日：2017-02-21

    申请号：US14247972

    申请日：2014-04-08

    Applicant: Infineon Technologies AG

    Inventor： Frank Hellwig ,  Simon Cottam ,  Krishnapriya Chakiat Ramamoorthy

    IPC: G06F13/00 ,  G06F13/26 ,  G06F13/28

    CPC classification number: G06F13/26 ,  G06F13/28 ,  Y02D10/14

    Abstract: A service request interrupt router having Interrupt Control Units (ICUs); and an arbitration unit configured to be shared by the ICUs to arbitrate among Service Request Nodes (SRNs) that have respective service request interrupt signals and that are mapped to the ICUs, to determine for each of the ICUs which of the SRNs has a highest priority.

    Abstract translation: 具有中断控制单元（ICU）的服务请求中断路由器; 以及仲裁单元，被配置为由所述ICU共享以在具有各自的服务请求中断信号且映射到所述ICU的服务请求节点（SRN）之间进行仲裁，以针对每个所述ICU确定所述SRN中哪一个具有最高优先级 。

    BUS SYSTEM AND METHOD OF PROTECTED MEMORY ACCESS
    7.
    发明申请
    BUS SYSTEM AND METHOD OF PROTECTED MEMORY ACCESS 有权
    总线系统和保护存储器访问方法

    公开(公告)号：US20150089175A1

    公开(公告)日：2015-03-26

    申请号：US14494078

    申请日：2014-09-23

    Applicant: Infineon Technologies AG

    Inventor： Frank Hellwig ,  Simon Cottam

    IPC: G06F12/14 ,  G06F13/28

    CPC classification number: G06F12/1458 ,  G06F13/28 ,  G06F2212/1052

    Abstract: A bus system includes a functional unit to which a unit identifier is assigned, a memory module for storage of data that has a storage region, and a bus. The functional unit is connected to the memory module via the bus. The storage region is configured such that one or more multiple global authorized identifiers are assigned thereto, so that the functional unit only has reading or writing access to the storage region if the unit identifier assigned to the functional unit corresponds to one of the global authorized identifiers assigned to the storage region.

    Abstract translation: 总线系统包括分配有单元标识符的功能单元，用于存储具有存储区域的数据的存储器模块和总线。 功能单元通过总线连接到存储模块。 存储区域被配置为使得一个或多个多个全局授权标识符被分配给其，使得如果分配给功能单元的单元标识符对应于全局授权标识符之一，则功能单元仅对存储区域具有读取或写入访问 分配到存储区域。

    System and Method of High Integrity DMA Operation
    8.
    发明申请
    System and Method of High Integrity DMA Operation 有权
    高完整性DMA操作的系统和方法

    公开(公告)号：US20150039944A1

    公开(公告)日：2015-02-05

    申请号：US13957851

    申请日：2013-08-02

    Applicant: Infineon Technologies AG

    Inventor： Antonio Vilela ,  Simon Cottam

    IPC: G06F11/07

    CPC classification number: G06F11/0772 ,  G06F11/16 ,  G06F11/1637 ,  G06F11/1654 ,  G06F11/167 ,  G06F11/1675 ,  G06F11/2221 ,  G06F11/277 ,  G06F2201/845

    Abstract: A system and method for direct memory access (DMA) operation provides for receiving DMA requestors, assigning the received DMA requestors to one or more of a plurality of DMA engines for processing the received DMA requestors, and if one of the received DMA requestors is a safety requestor, assigning the safety requestor to at least two DMA engines of the plurality of DMA engines for processing the safety requestor, disabling a bus interface for coupling at least one DMA engine of the at least two DMA engines to memories, comparing the outputs of the at least two DMA engines, and generating an error message if the comparison of the outputs of the at least two DMA engines are different from each other.

    Abstract translation: 用于直接存储器访问（DMA）操作的系统和方法提供接收DMA请求者，将接收的DMA请求者分配给多个DMA引擎中的一个或多个以用于处理所接收的DMA请求者，并且如果所接收的DMA请求者之一是 将所述安全请求者分配给所述多个DMA引擎中的至少两个DMA引擎以处理所述安全请求者，禁用用于将所述至少两个DMA引擎的至少一个DMA引擎耦合到存储器的总线接口，将所述至少两个DMA引擎的输出进行比较 所述至少两个DMA引擎，并且如果所述至少两个DMA引擎的输出的比较彼此不同，则产生错误消息。

    System and Method for Direct Memory Access Transfers
    9.
    发明申请
    System and Method for Direct Memory Access Transfers 有权
    直接存储器访问传输的系统和方法

    公开(公告)号：US20150032914A1

    公开(公告)日：2015-01-29

    申请号：US13951518

    申请日：2013-07-26

    Applicant: Infineon Technologies AG

    Inventor： Simon Brewerton ,  Simon Cottam

    IPC: G06F13/28

    CPC classification number: G06F13/28 ,  G01R31/31937 ,  G06F13/18 ,  G06F13/287 ,  G06F13/4269

    Abstract: A system and method for transferring data between a memory and peripheral units via a plurality of direct memory access (DMA) transactions, wherein a respective timestamp is assigned and/or appended to at least two of the plurality of the DMA transactions.

    Abstract translation: 一种用于经由多个直接存储器访问（DMA）事务在存储器和外围单元之间传送数据的系统和方法，其中相应的时间戳被分配和/或附加到所述多个DMA事务中的至少两个。

    DMA Integrity Checker
    10.
    发明申请
    DMA Integrity Checker 有权
    DMA完整性检查器

    公开(公告)号：US20140108869A1

    公开(公告)日：2014-04-17

    申请号：US13651775

    申请日：2012-10-15

    Applicant: INFINEON TECHNOLOGIES AG

    Inventor： Simon Brewerton ,  Simon Cottam ,  Frank Hellwig

    IPC: G06F11/10

    CPC classification number: G06F11/1048

    Abstract: Some embodiments relate to a Direct Memory Access (DMA) controller. The DMA controller includes a set of transaction control registers to receive a sequence of transaction control sets that collectively describe a data transfer to be processed by the DMA controller. A bus controller reads and writes to memory while the DMA controller executes a first transaction control set to accomplish part of the data transfer described in the sequence of transaction control sets. An integrity checker determines an actual error detection code based on data or an address actually processed by the DMA controller during execution of the first transaction control set. The integrity checker also selectively flags an error based on whether the actual error detection code is the same as an expected error detection code contained in a second transaction control set of the sequence of transaction control sets.

    Abstract translation: 一些实施例涉及直接存储器访问（DMA）控制器。 DMA控制器包括一组事务控制寄存器，用于接收共同描述要由DMA控制器处理的数据传输的事务控制集合的序列。 总线控制器读取和写入存储器，而DMA控制器执行第一事务控制集以完成事务控制集序列中描述的部分数据传输。 完整性检查器基于在执行第一事务控制集期间由DMA控制器实际处理的数据或地址来确定实际的错误检测码。 完整性检查器还基于实际错误检测码是否与包含在事务控制集合的顺序的第二事务控制集中的期望错误检测码相同来选择性地标记错误。

Patent Agency Ranking