-
公开(公告)号:US20200287129A1
公开(公告)日:2020-09-10
申请号:US16295671
申请日:2019-03-07
Applicant: INTEL CORPORATION
Inventor: Santanu Sarkar , Andrea Gotti , Adam William Saxler
Abstract: A memory cell design is disclosed. The memory cell structure includes phase change and selector layers stacked between top and bottom electrodes. An ohmic contact may be included between the phase change and selector layers. A multi-layer liner structure is provided on sidewalls of the phase change layer. In some such cases, the liner structure is above and not on sidewalls of the selector layer. The liner structure includes a first dielectric layer, and a second dielectric layer on the first dielectric layer. The liner structure includes a third dielectric layer on the second dielectric layer and that is sacrificial in nature, and may not be present in the final structure. The second dielectric layer comprises a high-k dielectric material or a metal silicate material. The second dielectric layer protects the phase change layer from lateral erosion and physical vertical etch and provides etch selectivity during the fabrication process.
-
公开(公告)号:US11538988B2
公开(公告)日:2022-12-27
申请号:US16295671
申请日:2019-03-07
Applicant: INTEL CORPORATION
Inventor: Santanu Sarkar , Andrea Gotti , Adam William Saxler
Abstract: A memory cell design is disclosed. The memory cell structure includes phase change and selector layers stacked between top and bottom electrodes. An ohmic contact may be included between the phase change and selector layers. A multi-layer liner structure is provided on sidewalls of the phase change layer. In some such cases, the liner structure is above and not on sidewalls of the selector layer. The liner structure includes a first dielectric layer, and a second dielectric layer on the first dielectric layer. The liner structure includes a third dielectric layer on the second dielectric layer and that is sacrificial in nature, and may not be present in the final structure. The second dielectric layer comprises a high-k dielectric material or a metal silicate material. The second dielectric layer protects the phase change layer from lateral erosion and physical vertical etch and provides etch selectivity during the fabrication process.
-
公开(公告)号:US10892406B2
公开(公告)日:2021-01-12
申请号:US15997628
申请日:2018-06-04
Applicant: Intel Corporation
Inventor: Stephen Russell , Andrea Gotti , Andrea Redaelli , Enrico Varesi , Innocenzo Tortorelli , Lorenzo Fratin , Alessandro Sebastiani
Abstract: A phase change memory (PCM) cell can include a PCM layer. A first electrode and a second electrode disposed on opposite sides of the PCM layer. The first electrode, the second electrode, or both includes a metal ceramic composite material layer disposed between an upper barrier layer and a lower barrier layer and wherein the metal ceramic composite material layer provides a corresponding electrode with an electrical resistivity of from 10 mOhm-cm to 1000 mOhm-cm.
-
公开(公告)号:US09716226B2
公开(公告)日:2017-07-25
申请号:US15366364
申请日:2016-12-01
Applicant: Intel Corporation
Inventor: F. Daniel Gealy , Andrea Gotti , Davide Colombo , Kuo-Wei Chang
CPC classification number: H01L45/1608 , H01L27/2427 , H01L27/2463 , H01L27/2481 , H01L45/06 , H01L45/1233 , H01L45/1253 , H01L45/144 , H01L45/16
Abstract: A phase-change memory cell having a reduced electrode-chalcogenide interface resistance and a method for making the phase-change memory cell are disclosed: An interface layer is formed between an electrode layer and a chalcogenide layer that and provides a reduced resistance between the chalcogenide-based phase-change memory layer and the electrode layer. Exemplary embodiments provide that the interface layer comprises a tungsten carbide, a molybdenum carbide, a tungsten boride, or a molybdenum boride, or a combination thereof. In one exemplary embodiment, the interface layer comprises a thickness of between about 1 nm and about 10 nm.
-
公开(公告)号:US20190044060A1
公开(公告)日:2019-02-07
申请号:US15997628
申请日:2018-06-04
Applicant: Intel Corporation
Inventor: Stephen W. Russell , Andrea Gotti , Andrea Redaelli , Enrico Varesi , Innocenzo Tortorelli , Lorenzo Fratin , Alessandro Sebastiani
Abstract: A phase change memory (PCM) cell can include a PCM layer. A first electrode and a second electrode disposed on opposite sides of the PCM layer. The first electrode, the second electrode, or both includes a metal ceramic composite material layer disposed between an upper barrier layer and a lower barrier layer and wherein the metal ceramic composite material layer provides a corresponding electrode with an electrical resistivity of from 10 mOhm-cm to 1000 mOhm-cm.
-
公开(公告)号:US20200303642A1
公开(公告)日:2020-09-24
申请号:US16895555
申请日:2020-06-08
Applicant: Intel Corporation
Inventor: Karthik Sarpatwari , Dale Collins , Anna Maria Conti , Fred Daniel Gealy, III , Andrea Gotti , Swapnil Lengade , Stephen Russell
Abstract: A memory structure can include a memory cell and a first barrier layer having a maximum hydrogen diffusion coefficient of 1×10−17 cm2/s, said first barrier layer adjacent to the memory cell to minimize contaminant movement to or from the memory cell.
-
公开(公告)号:US10347831B2
公开(公告)日:2019-07-09
申请号:US16007563
申请日:2018-06-13
Applicant: Intel Corporation
Inventor: Daniel Gealy , Andrea Gotti , Dale W. Collins , Swapnil A. Lengade
Abstract: Doping a storage element, a selector element, or both, of a memory cell with a dopant including one or more of aluminum (Al), zirconium (Zr), hafnium (Hf), and silicon (Si), can minimize volume or density changes in a phase change memory as well as minimize electromigration, in accordance with embodiments. In one embodiment, a memory cell includes a first electrode and a second electrode, and a storage element comprising a layer of doped phase change material between the first and second electrodes, wherein the doped phase change material includes one or more of aluminum, zirconium, hafnium, and silicon. The storage element, a selector element, or both can be doped using techniques such as cosputtering or deposition of alternating layers of a dopant layer and a storage (or selector) material.
-
公开(公告)号:US20170084835A1
公开(公告)日:2017-03-23
申请号:US15366364
申请日:2016-12-01
Applicant: Intel Corporation
Inventor: F. Daniel Gealy , Andrea Gotti , Davide Colombo , Kuo-Wei Chang
CPC classification number: H01L45/1608 , H01L27/2427 , H01L27/2463 , H01L27/2481 , H01L45/06 , H01L45/1233 , H01L45/1253 , H01L45/144 , H01L45/16
Abstract: A phase-change memory cell having a reduced electrode-chalcogenide interface resistance and a method for making the phase-change memory cell are disclosed: An interface layer is formed between an electrode layer and a chalcogenide layer that and provides a reduced resistance between the chalcogenide-based phase-change memory layer and the electrode layer. Exemplary embodiments provide that the interface layer comprises a tungsten carbide, a molybdenum carbide, a tungsten boride, or a molybdenum boride, or a combination thereof In one exemplary embodiment, the interface layer comprises a thickness of between about 1 nm and about 10 nm.
-
公开(公告)号:US11195998B2
公开(公告)日:2021-12-07
申请号:US16895555
申请日:2020-06-08
Applicant: Intel Corporation
Inventor: Karthik Sarpatwari , Dale Collins , Anna Maria Conti , Fred Daniel Gealy, III , Andrea Gotti , Swapnil Lengade , Stephen Russell
Abstract: A memory structure can include a memory cell and a first barrier layer having a maximum hydrogen diffusion coefficient of 1×10−17 cm2/s, said first barrier layer adjacent to the memory cell to minimize contaminant movement to or from the memory cell.
-
公开(公告)号:US10680175B1
公开(公告)日:2020-06-09
申请号:US16229544
申请日:2018-12-21
Applicant: Intel Corporation
Inventor: Karthik Sarpatwari , Dale Collins , Anna Maria Conti , Fred Daniel Gealy, III , Andrea Gotti , Swapnil Lengade , Stephen Russell
Abstract: A memory structure can include a memory cell and a first barrier layer having a maximum hydrogen diffusion coefficient of 1×10−17 cm2/s, said first barrier layer adjacent to the memory cell to minimize contaminant movement to or from the memory cell.
-
-
-
-
-
-
-
-
-